Search

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

The papers in this special section explore cutting edge research on topics that combine artificial intelligence with edge computing, relating to the design, performance, or application of microprocessors and microcomputers. [ABSTRACT FROM AUTHOR]

In their 2018 Turing Award lecture and 2019 paper, John Hennessy and David Patterson reviewed computer architecture progress since the 1960s. They projected a second golden age akin to the first, approximately 1986–1996, when new instruction set architectures, almost all reduced instruction set computers (RISCs), revolutionized the industry, eliminated most minicomputer vendors, rivaled mainframes, and began a takeover of supercomputing. The C language and derivatives came to pervade systems programming, whereas Unix derivatives came to run many servers, desktops, and smartphones. Such outcomes were not inevitable but depended on evolutionary interactions of computer architecture and languages, industry dynamics, and sometimes random coincidences. [ABSTRACT FROM AUTHOR]

The matrix-multiply assist (MMA) facility is the latest addition to IBM's power instruction set architecture and first shipped in the recently introduced POWER10 processor. MMA is designed to accelerate matrix–matrix operations, such as matrix multiplication and convolution, using instructions that compute the outer product of vector-register operands. Outer product computations have been used for decades in linear algebra libraries to deliver high-performance implementations of matrix operations. Such libraries use conventional single-instruction–multiple-data (SIMD) instructions to emulate outer product operations. MMA in POWER10 is the first hardware with direct support for outer product operations released in the market. MMA operates with the widest diversity of data types compared to any accelerator design currently announced. Unleashing the high-performance enabled by MMA requires careful code generation. Two key considerations for optimal MMA code performance are 1) the choice of accumulation layout when maximizing the using the accumulators and 2) the selection of matrix access order. This article shows that over 92% of peak performance in POWER10 with MMA can be achieved when the code generation makes the right choices. [ABSTRACT FROM AUTHOR]

Advertisement, IEEE. Subscribe and submit. For more information on paper submission, featured articles, calls for papers, and subscription links visit: www.computer.org/tbd. [ABSTRACT FROM AUTHOR]

This special issue brings to IEEE Micro's readership the best from two interesting conferences - Cool Chips 2021 and Hot Interconnects 2021. Cool Chips is a conference that focuses on the research on state-of-the-art low-power, high-speed chips and challenges facing researchers to simultaneously achieve low power consumption and high chip performance. The past couple of years have seen a flurry of research in low-power high-speed chips in artificial intelligence (AI), Internet of Things (IoT), consumer electronics, etc., and several of these were presented at the Cool Chips conference. Three selected papers from Cool Chips are presented in this issue. This special issue also presents a collection of articles on interconnect technologies based on the Hot Interconnect Conference of August 2021. Hot Interconnects is a conference that brings to light state of the art in interconnect technology. In modern systems on chip and large-scale computer systems, many processing components are being interconnected and the larger system's performance and energy consumption significantly depends on the interconnect. Five selected articles from Hot Interconnects are presented in this issue. These are briefly summarized here. [ABSTRACT FROM AUTHOR]

This special issue of IEEE Micro captures three contributions from among the ten regular and nine invited presentations of Cool Chips 24. The three papers are focused on convolutional neural network (CNN) acceleration, mobile deep neural network (DNN) training, and a supercomputer; were written by authors from China, Korea, and Japan, respectively; and all of them were the emerging topics at Cool Chips 24. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Advertisement, IEEE. Submit a paper today to the premier new open access journal in computing and information technology. Your research will benefit from the IEEE marketing launch and 5 million unique monthly users of the IEEE Xplore® Digital Library. Plus, this journal is fully open and compliant with funder mandates, including Plan S. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]

Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers. [ABSTRACT FROM AUTHOR]