Search

This paper presents an enhanced current controller for improving the performance of a class of single-phase grid-connected inverters operating in weak and distorted grid conditions. An inverter designed to operate at normal (strong or stiff and clean) grid conditions may not perform satisfactorily during weak and distorted grid conditions. One major reason is the interfering dynamics of the synchronization or phase-locked loop (PLL). This paper proposes an enhanced control structure for a popular class of single-phase inverters to address this problem. The proposed idea is to include the PLL state variables into the main inverter controller thereby minimizing the undesirable interactions of the PLL with the other components. A method for optimally designing the controller gains is also proposed. Compared to the conventional one, the proposed controller is shown to have a more robust performance over a substantially wider range of weak and distorted grid conditions. Extensive simulation and experimental results are presented to validate the proposed controls. [ABSTRACT FROM AUTHOR]

Capacitor-current-feedback active damping has been widely used in LCL-type grid-connected inverters. However, the damping performance is deteriorated due to the negative equivalent resistance resulted by the digital control delays, and thus the grid-connected inverter is apt to be unstable under the grid impedance variation. To address this issue, this paper proposes the capacitor-current proportional-integral (PI) positive feedback active damping method that can ensure a positive equivalent resistance almost within the Nyquist frequency, i.e., the full controllable frequency range. In theory, the proposed damping method can be implemented by feeding back the capacitor current through a PI function. However, the integral term will continuously accumulate the noise and dc bias arising from the feedback signal. To overcome this drawback, a more practical implementation solution is drawn in this paper. Furthermore, a straightforward design procedure is presented for the convenience of selecting the proper controller parameters. With the proposed damping method and its practical implementation, high inverter robustness against the grid impedance variation can be achieved. Experiments are performed on a 6-kW prototype and the experimental results are in well agreement with the theoretical expectations. [ABSTRACT FROM AUTHOR]

In modern power systems, the increasing penetration of renewables and power electronics, particularly inverter-based wind and solar power generation, is altering power system dynamics and bringing new stability concerns. One challenging issue that is attracting considerable attention is the wide range of power oscillations associated with multiple parallel grid-connected inverters. In such systems, the characteristics in terms of resonance and oscillation are significantly different from single-inverter systems. This paper investigates the mutual interaction and stability issues of multiple grid-interfacing inverters with LCL-filters in power-electronics-based power systems under various grid conditions. The investigation reveals that such interactions between power inverters and the grid may excite multiple resonances at various frequencies under certain grid conditions. The nodal admittance matrix concept, which was originally from power systems engineering, is adopted here. Moreover, this paper further develops an Interaction-Admittance model that can effectively describe these mutual interactions in terms of a physical network admittance. We apply our model to various scenarios such as stiff grid conditions and inductive grids with/without power factor correction capacitors. The results with the proposed framework demonstrate an intuitive interpretation of multi-inverter system resonance and instabilities. Finally, simulations and experiments on a lab-scale system are provided to verify the theoretical analysis. [ABSTRACT FROM AUTHOR]

The instantaneous output power of the two-stage single-phase grid-connected photovoltaic (PV) inverter pulsates at twice the line frequency ($2f_{{\text{o}}}$), generating second harmonic current (SHC) in the front-end dc–dc converter and PV panel, which will affect the maximum power point tracking operation and deteriorate the overall conversion efficiency. The generating mechanism of the SHC is analyzed in this paper and it is pointed that in order to eliminate the SHC in the front-end dc–dc converter and PV panel, the voltage loop gain of the front-end dc–dc converter should be high enough at $2f_{{\text{o}}}$. Since there is a −180° phase abrupt at the resonant frequency of the input side filter capacitor and the inductor, the system may be unstable. To cope with this problem, the inductor current feedback active-damping scheme (ADS) is adopted. For further improving the loop gain at $2f_{{\text{o}}}$ , proportional–integral–resonant regulator with ADS (PIR + ADS) is proposed in this paper. Besides, a step-by-step closed-loop parameters design method is presented. Finally, a 3-kW two-stage single-phase grid-connected PV inverter has been fabricated and tested, and the experimental results verify the feasibility of the proposed control schemes. [ABSTRACT FROM AUTHOR]

This paper proposes a novel method to determine and control active and reactive power output of the virtual ocillator control-based inverter in grid-connected mode. An analytical expression is introduced to describe the quasi-steady-state relationship between the parameters of the inverter including its controllers, and the power injection and voltage at the inverter terminals. We introduce a new, complex valued parameter (K) to the conventional virtual oscillator control (VOC) scheme in order to control the inverter output power. We compare analytic and numeric solutions of the above analytical expression with time-domain simulation results, using different K values and line impedances to validate the analytical expression. In the second part of the paper, we design a controller: we use the above expression to derive K for given reference powers and use adaptive integrators to compensate for the remaining errors. We compare this control scheme to a method that uses PI controllers, and also to a simple decoupling method for independent control of active and reactive power. The controller based on the analytical method exhibits very good dynamic and decoupling performance. A single VOC-controlled inverter connected to a nonstiff grid is simulated in MATLAB/Simulink for demonstration, and is also validated using real-time simulations. [ABSTRACT FROM AUTHOR]

In this paper, a generalized droop control (GDC) is proposed for a grid-supporting inverter based on a comparison between traditional droop control and virtual synchronous generator (VSG) control. Both the traditional droop control and VSG control have their own advantages, but neither traditional droop control nor VSG control can meet the demand for different dynamic characteristics in grid-connected (GC) and stand-alone (SA) modes at the same time. Rather than using a proportional controller with a low-pass filter, as in a traditional droop control, or fully mimicking the conventional synchronous generator parameters in a VSG control, the active power control loop of the GDC can be designed flexibly to adapt to different requirements. With a well-designed controller, the GDC can achieve satisfactory control performance; unlike a traditional droop control, it can provide virtual inertia and damping properties in SA mode; unlike a VSG control, the output active power of an inverter with GDC can follow changing references quickly and accurately, without large overshoot or oscillation in the GC mode. Moreover, given specific controller parameters, the GDC can function as both a traditional droop control and a VSG control. The GDC's controller parameter design is more intuitive and flexible, and this paper provides a distinct design process. Finally, the effectiveness of the proposed control method is validated by the simulation and experimental results. [ABSTRACT FROM AUTHOR]

A new controller for a grid-connected inverter with an LCL filter is proposed in this paper. The system is described by its complex representation, and the controller is designed using the complex root locus method. The complex representation allows a considerable reduction in the order of the system, simplifying the design task and making it possible to use advanced techniques, such as the complex root locus. The new complex controller adds an extra degree of freedom that makes it possible to move the poles of the systems and to improve the stability and speed of response compared with the conventional controls. This paper includes a detailed discussion of the effect of the gains of the controller on the root locus. The proposal is validated with simulation and experimental results. [ABSTRACT FROM AUTHOR]

This paper analyzes the influence of phase-locked loop (PLL) on the stability of LCL-type single-phase grid-connected asymmetrical cascaded H-bridge multilevel inverter (ACHMI) with synchronous reference frame proportional-integral (SRF-PI) grid current control under weak grid scenarios. The ACHMI system is composed of power stage circuit and control system, where the control system contains the dual-loop current control strategy established in the hybrid reference frame, the SRF-PLL, and the hybrid modulation method employed to synthesize the multilevel output voltage. The small-signal model of the whole ACHMI system is first established by using a simple step-by-step derivation method, and then, the small-signal analysis method is adopted to linearize the ACHMI, which is then utilized to derive the impedance model of the ACHMI system. Furthermore, an improved impedance stability criterion is derived, which is then employed to analyze the system stability. By using this criterion, the stability of the ACHMI can be evaluated with the variation of the bandwidth of PLL, the output power factor angle of the ACHMI, and the amplitude of the grid current reference signal under weak grid conditions. In this paper, a systematic design procedure for the optimal selection of the PI controller of the PLL is presented, which guarantees the steady-state performance and dynamic response of the ACHMI system. With this design method, the dual-loop current control and PLL can be taken into account simultaneously when analyzing the stability margin of the ACHMI. Finally, the simulation and experimental results from a down-scaled grid-connected ACHMI prototype system are provided to confirm the validity of theoretical analysis. [ABSTRACT FROM AUTHOR]

Enhancement of dc bus voltage utilization for a five-level inverter with single dc source and capacitor-fed H-bridge (CHB) units is investigated in this paper. A carrier-based modulation technique is used for boosting the dc bus utilization, which is established by providing detailed mathematical analysis. The five-level inverter used here is realized by cascading a CHB unit to each phase of a three-level neutral point clamped inverter. The increase in dc bus voltage utilization owes to the pole voltage redundancies offered by CHB units. The floating capacitors of H-bridge units are balanced within a quarter fundamental cycle using the switching state redundancies of pole voltage levels. The aforementioned modulation technique allows the inverter to enhance the dc bus utilization from 0.577 $\text{V}_{\text{dc}}$ to 0.63 $\text{V}_{\text{dc}}$ under unity power factor. This enhancement is obtained in the linear modulation range without increasing the dc bus voltage, and thus, the inverter can operate without the presence of low-order harmonics in its phase voltages. The strength of this paper lies in its detailed mathematical analysis for finding out the limiting modulation index and power factor condition in the light of floating capacitor voltage balancing issue. Simulation as well as experimental verification of the modulation scheme is carried out on an induction motor drive under various operating conditions. It is shown that this carrier-based modulation technique is suitable for any single source inverter topology with one CHB unit per phase. [ABSTRACT FROM AUTHOR]

This paper proposes a novel method for instantaneous balancing of neutral-point (NP) voltages with stacked multilevel inverters (MLIs) for variable-speed drives. The stacked MLI uses series-connected dc sources and NPs (connecting points of dc sources) to obtain the desired levels. The balancing of NP voltages are obtained by using a low-voltage-capacitor-fed cascaded H-bridge (CHB) per phase of a symmetrical six-phase induction machine (IM), which ensures zero current drawn from NPs (at any given instant). Since no current is drawn from NPs, the single dc-link operation with stacked capacitors is also possible. The scheme is suitable for applications, where low-voltage dc sources and batteries are stacked to form a dc link. A variable-speed operation is done using a seven-level inverter scheme for a symmetrical six-phase IM, which is formed by three dc-link stacked capacitors cascaded with two low-voltage-capacitor-fed CHBs per phase. Furthermore, the method is extended for an open-end IM to obtain a seven-level common-mode eliminated space vector structure using a single dc link. The generalization of this method for any stacked $n$ -level inverter without NP voltage deviation is also presented in this paper. The experimental results and analysis are included to validate the proposed method. [ABSTRACT FROM AUTHOR]

Soft magnetic powder cores with their high saturation flux density and low core loss are excellent alternatives for filter inductors in inverter-based applications. However, their nonlinear current-dependent inductance characteristics pose a challenge for control of grid-connected inverter with LCL filter. In this paper, the variable inductance conundrum is discussed and a modified direct digital control method based on a variable-structure inductance estimation model that takes into consideration wide nonlinear variation in both inverter- and grid-side inductances is proposed. The proposed method is shown to have better grid-voltage harmonic rejection and improved stability margins. However, investigation of stability which is conventionally based on nominal values of filter inductors cannot predict instabilities over the entire range of inductance variation. Hence, a parametric approach to conventional stability methods with a parameter space defined by variation in actual and estimated inductance is explored in this paper. The effect of line impedance on stability is also investigated with impedance-based stability criterion by considering line inductance as an additional dimension in the parameter space. A pattern in stability margins is observed due to inductance variation, with inductance at its minimum being most vulnerable to instability. Experimental results measured from a 5 kW single-phase grid-connected inverter with various LCL filters have verified the feasibility of the proposed control method. The experimental results also match the analytical results with reasonable accuracy. [ABSTRACT FROM AUTHOR]

This paper proposes a high-efficiency single-phase T-type boundary conduction mode (BCM) microinverter. The conventional full-bridge BCM microinverter has achieved zero voltage switching (ZVS) and thereby improved the efficiency, but it suffers from high switching losses under light load conditions. The proposed T-type BCM microinverter reserves ZVS and uses a multilevel technique to further decrease the switching losses. The BCM operation with multilevel technique will have too low switching frequency when the grid voltage approaches half of the dc link voltage. To solve this problem, this paper adopts a third operation mode for the T-type switching leg to maintain the switching frequency above a minimum value. The corresponding mode transitions are also detailed to ensure a smooth operation. Because of the turn-offdelay of the freewheeling transistor, the actual lower current boundary deviates from the programmed one, which will distort output current. To address this issue, this paper also proposes a boundary compensation method. A prototype has been built for performance verification, which can test both full-bridge and T-type topology. Compared with the full-bridge BCM microinverter, the proposed T-type BCM microinverter has a higher efficiency over the whole load range. [ABSTRACT FROM AUTHOR]

This paper presents the digital implementation of a boundary controller with unipolar switching characteristic for single-phase voltage source full-bridge inverters. This paper expands the application of a second-order switching surface-based control method to unipolar switching of single-phase voltage source inverters (VSIs) using a finite-state machine. The finite-state machine has been formulated considering four different states of the inverter; positive,zero1, negative, andzero2. The second-order boundary control governs the current state of the system and provides proper switching action to keep the system within the desired reference. The control law is implemented digitally in F28m35x digital control card. A full-bridge inverter topology is used to achieve the three-level voltage switching. Various simulations and experiments were performed in a 550 VA, 120 V, 60 Hz VSI with a digitally implemented controller to verify the theoretical predictions. A high-quality voltage output was obtained for various loading conditions. The transient performance of the controller was investigated using a reference and load changes. A comparison of the implementation was made with the existing classical controllers to verify the fast-dynamic response of the system. [ABSTRACT FROM AUTHOR]

This paper proposes a split-capacitor four-wire current source inverter, which is the dual of the split-capacitor four-wire voltage source inverter. Since the midpoint of the dc link is tied to the neutral point of ac filter capacitors, the common-mode voltage (CMV) is reduced significantly. Consequently, the leakage current issue is effectively addressed. The proposed circuit is cost-effective as no extra switch is added. This paper, first, establishes the equivalent common-mode circuit of the proposed inverter. The impact of the neutral line inductance on CMV is also analyzed. Then, a specific modulation is introduced to balance the dc-link voltages/currents. To achieve good input/output performance, a nonlinear control method is developed based on time-domain models. Finally, all the proposed methods and related theoretical analysis are verified by simulations and experimental results. [ABSTRACT FROM AUTHOR]

This paper introduces a new bidirectional single-phase inverter topology. The proposed topology has three ports: a dc port, an ac port, and a ripple port. The ac and dc ports are bidirectional to support rectifier or inverter operation. A small inductor, which is of alternating current, exchanges power between different ports of the single-phase system. The proposed topology is capable of accomplishing voltage step-up or step-down, suppressing the ripple power, and performing inversion or rectification operation in one stage of power conversion. The proposed configuration offers an active decoupling function, which not only eliminates the double-frequency ripple power at the dc port but also achieves minimum capacitance requirements to minimize the size of the decoupling capacitor. This facilitates the use of a very small thin-film capacitor, which offers a much longer life-cycle and higher reliability compared with a bulky electrolytic capacitor. A control approach is also developed to regulate the dc-port and ac-port currents and manage the ripple power through proper distribution of power between each port. Moreover, a very small capacitor can be placed in parallel with the inductor to reinforce the proposed configuration with soft-switching operation, which enhances the overall efficiency and minimizes the voltage stress over the semiconductor devices. This converter is capable of accommodating an arbitrary number of dc or single-phase ac sources and/or loads configuring a multiple-input multiple-output inverter without introducing any additional passive elements or sacrificing the performance of the inverter. The primary focus of this paper is dc-to-ac conversion mode of operation, in spite of the fact that it can easily be configured to serve as a rectifier. Experimental and simulation results are presented to validate the operation of the proposed topology and its control strategy. [ABSTRACT FROM AUTHOR]

This paper proposes a novel discontinuous pulse-width modulation (DPWM) method to reduce the current harmonics and improve the system efficiency for a single-phase three-level neutral-point clamped inverter. In single-phase inverters, the unipolar pulse-width modulation (UP-PWM) method is commonly used. However, this method has the disadvantage of power losses due to numerous switching operations. Conventional DPWM methods reduce the power losses and improve efficiency but increase the current total harmonic distortion (THD). To overcome these weaknesses, this paper proposes a hybrid DPWM switching method combining two PWM methods: the UP-PWM method and the conventional DPWM method called one-pole clamped PWM method. Since the proposed DPWM method offers all the advantages of both PWM methods, the optimal performance—with regard to the power losses and current THD—is obtained. The combination of two PWM methods is investigated by analyzing the power losses and current THD. Based on the analysis, the process determining the optimal operating condition is introduced. The effectiveness of the proposed DPWM method is demonstrated through simulations and experiments. [ABSTRACT FROM AUTHOR]

This paper proposes a new high-efficiency photovoltaic (PV) converter for grid connection through a high-leg delta transformer. The converter is composed of a symmetrically connected boost converter and three half-bridge inverters. One of the three half-bridge inverters is connected to the boost converter, and the others are directly connected to the PV terminals. As a result, this circuit configuration enables to reduce the power losses in both boost converter and inverters. This paper also proposes a new cooperative control method between the symmetrically connected boost converter and inverter. The control method can reduce the average switching frequency to 75% of that in a conventional one, resulting in a great reduction in the switching power loss. Experimental results confirm that the proposed circuit configuration makes it possible to improve its European efficiency from 91.6% to 94.5%. Moreover, system performance is evaluated on the assumption of maximum power point tracking operation. [ABSTRACT FROM AUTHOR]

This paper comprehensively analyzes the stability of a grid-interfacing inverter with the LCL -filter in the discrete domain, where the LCL-filter, along with the controller, is modeled in a polar coordinate. System open-loop and closed-loop poles are analytically studied and expressed in the z -domain. Through the poles movement and distribution analysis, the relationship between system stability and the ratio of resonance frequency over sampling frequency is mathematically revealed and calculated as well as the system control gain limit. Moreover, this paper demonstrates that a grid-voltage feedforward regulator would significantly alter the inverter stability in a weak power system. By means of Jury stability criterion, the stability status under different filter resonance frequency is given. The selection of resonance frequency and filter parameters makes a considerable difference on system behavior. Finally, to improve the robustness against grid inductance variation, a conservative design recommendation of filter parameters and control gain is given. Through the tests on a laboratory-scale prototype, the theoretical analysis is validated by experimental results. [ABSTRACT FROM AUTHOR]

This paper presents an inverter topology named the multi-source inverter that aims to connect several independent DC sources to the same AC output using a single stage of conversion. This power converter has been developed for applications, such as electrified powertrains. Compared to the conventional hybrid powertrains that use a DC/DC converter to provide an adaptable voltage to the load, the multi-source inverter can drive a traction motor from variable DC voltages without the use of an additional power converter. Hence, the high power DC/DC converter can be dissociated from the traction mode and its use will be restricted to the engine $^{\prime }$ s start-up and regenerative braking, allowing a significant reduction of its power rating from tens of kWatts to a few kWatts. The overall efficiency of the electrified traction drive can also be improved due to the single conversion stage between the battery and the motor. In this paper, the multi-source inverter topology is introduced and its different operating modes are determined through the study of the inverter circuit. Closed-loop control simulations and experiments with a scaled-down prototype and an induction motor were performed to validate the effectiveness of the proposed topology and concept. [ABSTRACT FROM AUTHOR]

This paper proposes generation of a 15-level (14 concentric) dodecagonal voltage space vector structure (DVSVS) for a star connected induction motor drive. The proposed multilevel DVSVS is obtained by cascading two inverters, namely a primary and secondary inverter. The primary inverter is a five-level (5L) structure formed by stacking two three-level flying capacitors with individual reduced dc sources and the secondary inverter is also a 5L structure formed by cascading two capacitor-fed cascaded H-bridges (CHB). The active power is supplied by the primary inverter, while the secondary inverter acts as switched capacitor harmonics filter, and capacitors in the secondary inverter are balanced naturally irrespective of load power factor for entire modulation index. The high-voltage dc supply fed primary inverter is operated in quasi-square wave mode, while the high frequency switching is applied to low voltage CHBs, thus, reducing the overall switching loss. The proposed scheme gives the advantages of both DVSVS and multilevel structure, thus, making it one of the solutions for battery or stacked dc-fed applications. The paper also presents the experimental results as well as comparison study with the existing topologies to support the advantages of proposed scheme. [ABSTRACT FROM AUTHOR]

This paper presents a generalized power-decoupling control scheme using a multiport isolated bidirectional converter for a multilevel inverter, which has multiple dc links inside. In the proposed method, a single power-decoupling capacitor is needed for all the dc links in the multilevel inverter cell. First, a prototype of the power-decoupling concept of individual H-bridge cells in the multilevel inverter is proposed, using a separate power-decoupling circuit. Then, a more advanced one-step power-decoupling method is proposed. The lifetime and reliability of the multilevel inverter is improved as film capacitors replace the large capacitance electrolyte capacitors. A multi-input ports/single output voltage-fed dual half-bridge converter (MDHB) is used for the power-decoupling circuit. A steady-state analysis for the peak and root mean square of the MDHB current is carried out for the loss breakdown. The currents are functions of the switching frequency, phase shift, leakage inductance, turn ratio, and output voltage, which make the multiport transformer design complex. A design methodology is proposed, which takes into account the design of the copper and core losses as functions of the switching frequency and number of turns. Furthermore, a special winding method for the input port is illustrated to obtain identical leakage inductances for the uniform current distribution in the multiport transformer. The proposed MDHB employs a current-sensorless power-decoupling control that contributes to the spontaneous ripple rejection of all the dc links without individual link current information, as well as to the cost and size reduction. Hence, the ripple-rejection controller is independent of the control configuration of the multilevel inverter, and also available for universal applications of various inverter topologies. Since the primary-input ports of MDHB share a single magnetic core for interfacing the ripple power to the unified secondary ripple capacitor, the controller design becomes difficult in considering the dynamic interaction among the ports, along with the average-voltage control loop design. In this paper, the dynamic analysis and controller design procedure of the circuit is also presented. The power decoupling is achieved even when the ripple frequency is other than the double frequency of the inverter output, since the single-pole transfer function of the small-signal model of the MDHB allows sufficient phase margin, along with high bandwidth. The proposed power-decoupling method for the multilevel inverter is validated with the help of simulation and 1.2-kW hardware prototype experimental results. [ABSTRACT FROM AUTHOR]

This paper proposes a variable off-time control method for a single-phase microinverter operating in the discontinuous conduction mode (DCM) for efficiency improvement. First, the fixed off-time control method is analyzed. The concept is to fix the off-time of the active switch throughout a line cycle for all output powers and scale the on-time of the active switch to shape a sinusoidal output current. Then, based on the fixed off-time control method, a variable off-time control method is proposed to modulate the preset fixed off-time in order to decrease the switching frequency during ac line zero-crossings and light load conditions. Compared with existed fixed-frequency DCM control or boundary conduction mode control, the variable off-time control is more flexible to optimize the efficiency under different load conditions as the switching frequency range can be automatically adjusted according to the output power. The switching frequency is high at heavy loads to limit the maximum peak current and is low at light loads to increase the light load efficiency. In addition, a predictive on-time method is adopted to simplify inverter control and reduce hardware costs. The parameter design principle is detailed in this paper. A 300 W prototype is built to verify the performance of the proposed method. [ABSTRACT FROM AUTHOR]

This paper proposes a new single-phase single-stage switched-boost inverter with four switches. Like the quasi-Z-source inverter and quasi-switched boost inverter (qSBI), the proposed inverter has the main features as continuous input current, buck/boost voltage with single-stage conversion, and shoot-through immunity. Compared to the qSBI, the proposed inverter uses one more capacitor and one less switch. This paper presents the operating principles, pulse-width modulation control strategy, parameter design guidelines, and simulation results for the proposed inverter. To verify the performance of the proposed inverter, an 800-W prototype was built with an 110 V/50 Hz output voltage in stand-alone and grid-connected modes. The simulation and experimental results matched those of the theoretical analysis. [ABSTRACT FROM AUTHOR]

This paper proposes a new type dc/ac inverter named: hybrid-coupling grid-connected inverter (HGCI) for photovoltaic active power generation with power quality conditioning, which consists of a full-bridge three-phase dc/ac inverter coupling to the power grid in series with a thyristor-controlled LC filter. Compared with the conventional inductive-coupling grid-connected inverter (IGCI) and capacitive-coupling grid-connected inverter (CGCI), the proposed HGCI has distinct characteristics of wide operational range and low dc-link operating voltage. Based on these prominent characteristics, the system cost and operational cost can be reduced. Moreover, it can transfer the active power and compensate reactive power, unbalanced power, and harmonic power simultaneously. In this paper, the analysis of the structure, parameter design, and control method of the HGCI is proposed and presented. Finally, simulation and experimental results are provided to verify the effectiveness and performance of the proposed HGCI in comparison with the IGCI and CGCI. [ABSTRACT FROM AUTHOR]

Fast-switching power converters are a key enabling technology for the more electric aircraft (MEA), but the generated electromagnetic interference (EMI) poses significant challenges to the electrification effort. To meet the stringent aerospace EMI standards, passive filters are commonly employed, despite the weight and size constraints imposed by the MEA. Alternatively, the EMI source, i.e., the high dv\text/ dt and di\text/ dt slew rates, can be addressed through waveform-shaping techniques. For example, while most soft-switching converters can reduce switching loss, they do so by switching the semiconductor devices in a slower and smoother manner, resulting in the attenuation of high-frequency harmonics. This paper examines the auxiliary commutated pole inverter (ACPI) topology, and its first contribution is the attenuation of the high-frequency content of its EMI source, that is, the output voltage, in a predictable manner, through the active control of the resonant circuit. This is achieved by first, discussing the time-domain characteristics of trapezoidal and S-shaped pulse-trains that lead to attenuated high-frequency harmonic content, and second, by analyzing the equivalent LC circuit of the ACPI. The design of the inverter is then focused on the active control of the resonant parameters, for a predetermined and enhanced output voltage high-frequency response. The second contribution of this paper is the comparison of the EMI performance of hard switching and of three soft-switching modes, fixed-timing control, variable-timing control, and capacitive turn-offs, and how this informs important metrics such as power efficiency, current stress, and implementation complexity. Finally, the third contribution is on the trade-offs that arise when the primary design goal is enhanced EMI performance as opposed to switching loss reduction. A 5-kW, 3-phase ACPI prototype is used for validating the high-frequency content attenuation at source. It is shown that the ACPI can achieve a 37 dB harmonic attenuation of its output voltage at 4 MHz, compared to a hard-switched inverter. [ABSTRACT FROM AUTHOR]

To support the development of high-frequency ac microgrids in terms of compact design, high-voltage gain and low total harmonic distortion (THD), a buck–boost dual-leg-integrated step-up inverter is proposed in this paper. The inverter is formed by integrating a buck–boost converter into a conventional single-phase full-bridge inverter by sharing the upper switch and the body diode of the lower switch in both bridge-legs. Consequently, the component count is significantly reduced over the step-up inverter counterparts. In addition, to address the drawbacks of hybrid modulation methods adopted by existing dual-leg-integrated inverters, such as double-variable control, and high THD of output voltage/current at high input voltage and heavy load conditions, unipolar frequency doubling sinusoidal pulse width modulation scheme is adopted in this inverter. As a result, the modulation ratio M becomes the only control variable to regulate the output voltage/current and the control is simplified. The THD of the proposed inverter output can remain low throughout the entire input voltage range and load power range. This paper presents the topology derivation procedure, operation principle, and steady-state characteristics of the proposed inverter. To validate the effectiveness of theory, experimental results of a 400 W hardware prototype, where the output voltage frequency is at 500 Hz, are reported. [ABSTRACT FROM PUBLISHER]

In the traditional three-resistor-based current sampling scheme, the sampled currents will become inaccurate when the duration of zero-voltage vectors of an inverter is too short, which leads to a limited modulation index (MI). To overcome this problem, an improved three-resistor sampling method is proposed by establishing a predictive current model of an inverter load, which is that of an induction motor on the synchronous rotating frame for the demonstration purpose in this paper. The principle of this method is detailed in the paper. Then a simulation model of a vector-controlled induction motor drive that utilizes the proposed current sampling scheme is built in the Simulink environment. Finally, the experiment on the new sampling scheme is performed in both steady-state and dynamic conditions. The results verify that the existing current sampling problems can be solved effectively and the motor can perform well with higher MI under the new scheme. As a result, the loading capacity of the system can be enhanced notably. [ABSTRACT FROM PUBLISHER]

This paper provides an experimental and theoretical discussion on dynamic braking for a medium-voltage induction motor fed by a modular multilevel double-star chopper-cell (DSCC) inverter. It is intended to apply the motor drive to large-capacity fans and compressors with a large moment of inertia. Each chopper cell consists of a bidirectional chopper and a braking chopper connecting a single small-rated braking resistor in series with a single IGBT. This configuration results in a “distributed” dynamic brake that provides a distinctive welcomed side effect of protecting all the bidirectional-chopper cells against sudden overvoltage. An experimental system rated at 400 V and 15 kW is designed, constructed, and tested to verify operating performance of the distributed dynamic brake. Experimental waveforms, along with simulated waveforms, confirm firmly that the distributed dynamic brake is feasible and effective in an induction motor fed by a medium-voltage high-power DSCC inverter for fans and compressors. Finally, this paper gives a design example of a distributed dynamic-braking resistor for the 11-kV, 12-MW induction motor driving a large-capacity fan equipped with a large moment of inertia. [ABSTRACT FROM AUTHOR]

This paper presents the tradeoff study of heat sink and output filter volume of a GaN HEMT based single-phase inverter. The selected topology is three-level active neutral point clamped (ANPC) inverter, and the main aim is to explore the benefits of the GaN HEMTs at 600 V blocking class on the system level efficiency, and power density under the wide range of operating conditions. The paper starts by introducing the inverter topology, selected pulse width modulation scheme and followed by the device features, static, and dynamic characterization and continues with presenting and discussing the results of extensive experimental and analytical characterization. After this, the impact of GaN HEMTs on inverter volume is discussed in terms of heat sink and output filter volume analysis under different switching frequency and heat sink temperature conditions. The calculation of heat sink volume and single stage LC output filter volume are presented with respect to experimental results of the single phase prototype. The findings from static, dynamic characterization, and single phase prototype results clearly show that GaN HEMT has excellent switching performance under wide load current and heat sink temperature conditions. The high performance of the inverter leads to reduction of the combined total volume, including output filter and heat sink volume. [ABSTRACT FROM AUTHOR]

This paper proposes an optimized mathematical model of the voltage-source inverter parallel-operation system (VSIPS) and proposes an improved droop control method based on this model, which can realize accurate power sharing in VSIPS. First, this paper analyzes VSIPS as a multi-input and multioutput system and proposes a precise definition of circulating current. The circulating-current model, the steady-state model, and the small-signal model are proposed subsequently based on the optimum design of wire impedance, which constitute the optimized mathematical model of VSIPS in s-domain. The circulating-current phasor model and the circulating-current power phasor model (CCPPM) are also proposed. Second, the mathematical model of traditional droop control is built and analyzed based on CCPPM, which elaborates the tradeoff of droop control between the steady-state voltage bias and the load-sharing accuracy, and proves that the $V- Q$ droop control cannot realize accurate reactive-power sharing. Third, an improved droop control method ( $\omega - P_{{\text{cir}}}$ and $V- Q_{{\text{cir}}}$ control) is proposed, which can realize the accurate active- and reactive-power sharing and eliminate the steady-state voltage bias simultaneously. Finally, simulation and experimental results are presented, which validate the proposed mathematical model of VSIPS, the analysis of droop control, and the performance of the proposed method. [ABSTRACT FROM AUTHOR]

This paper presents a novel six-pulse low-frequency (LF) fluctuating high-voltage dc-bus-based power system architecture for fuel cell vehicles (FCVs) application. A novel hybrid modulation scheme consisting of six-pulse modulation at LF scale and modified secondary modulation and 33% pulse width modulation at high-frequency (HF) scale is proposed. Three-phase ac waveforms for the propulsion system of FCVs are generated from LF fluctuating high-voltage dc bus. The proposed modulation technique significantly reduces the switching losses of the bidirectional dual-stage inverter: 1) soft-switching of both sides of the front-end current-fed full-bridge converter is realized; and 2) at any moment, only one leg of back-end three-phase inverter is switched at HF, while the other two legs are kept in on or off states. This tremendously reduces the bidirectional inverter's switching losses and improves the system efficiency. The LF fluctuating high-voltage dc bus allows the elimination of large electrolytic dc-link capacitor, which contributes to a more reliable and compact design. This paper presents the operation, analysis, and design of a bidirectional inverter implementing the proposed hybrid modulation technique. Simulation results obtained from power electronics simulation software PSIM and experimental results from the lab prototype clearly validate the effectiveness of the proposed modulation technique. [ABSTRACT FROM PUBLISHER]

This paper analyzes the benefits of the active damping applied to transformerless three-phase grid-connected photovoltaic (PV) inverters using modified LCL (MLCL) filter for leakage current reduction. In comparison with passive damping techniques, the active damping can reduce the MLCL filter resonance peaks, improving the dynamic performance of the control system without addition of power losses. Besides these classical advantages, this paper demonstrates that the active damping also contributes for PV leakage current reduction, preserving the high-frequency attenuation of the MLCL filter. Additionally, an active damping for the inverter common-mode circuit is also proposed, reducing the low-frequency leakage current caused by the common-mode signal used to extend the inverter modulation index. Experimental results are given to demonstrate the leakage current reduction and the grid current control for a 10 kW PV inverter. [ABSTRACT FROM PUBLISHER]

This paper proposes an active switching harmonic current reduction method within the dc-link capacitor of two-level, three-phase, back-to-back converters. This method is based on the derived analytical solution for switching harmonic currents in the dc-link. It is shown that by controlling the pulse width modulation carrier waveform's phase angles, the harmonics in the second carrier band of the rectifier and the inverter can be synchronized such that cancellation occurs in the dc-link capacitor. This synchronization is provided by harmonic phase feedback control. The feasibility of the proposed approach has been verified experimentally and results are presented in this paper. [ABSTRACT FROM PUBLISHER]

In this paper, direct torque control (DTC) of five-phase induction motor (FPIM) is implemented using three-level neutral point clamped (TL-NPC) inverter. One of the advantages of three-level inverter over two-level one for DTC operation is the low torque ripple. Also TL-NPC inverter through space vector modulation technique gives low $ dv/dt$ transition with better voltage waveform. By applying conventional lookup table for DTC, the TL-NPC inverter does not ensures lower $dv/dt$ transition. In this paper, a novel switching scheme for DTC of FPIM using TL-NPC inverter is proposed that ensures the low $ dv/dt$ transition and balancing of dc-link capacitor voltages of TL-NPC inverter. To form the lookup table for DTC operation, instead of using voltage vectors directly, virtual vectors (VVs) are utilized. Two switching states are used in one sample time to generate a VV in $\alpha \beta$ plane, which gives zero resultant voltage in $ xy$ plane. The switching strategy ensures low number of transitions to reduce the switching losses. The switching state redundancies are used in a novel way to balance the dc-link capacitor voltages without using any additional hardware. The proposed technique to balance the dc-link capacitor voltage gives lower switching frequency. The MATLAB/Simulink environment is used for the simulation and the results are validated through experiments. [ABSTRACT FROM AUTHOR]

This paper analyzes synchronization strategy for cascaded H-bridge multilevel inverter (CHBMLI) topologies with a carrier-based sinusoidal phase-shifted pulse width modulation (PSPWM) technique. In the PSPWM technique, a separate carrier is used for each H-bridge (HB). The carriers are generally phase shifted from each other by π /x rad (x = No. of HBs) for unipolar PWM. With the carrier frequency being an integer (odd/even) multiple of the fundamental frequency, it is observed that the positions of zero crossings of the carriers with respect to the zero crossings of voltage references play an important role for maintaining quarter-wave symmetry among multilevel inverter pole voltage waveforms. This paper analytically shows the conditions for half-wave symmetry and quarter-wave symmetry and experimentally verifies those conditions for the PSPWM technique with a five-level CHBMLI laboratory prototype. [ABSTRACT FROM PUBLISHER]

A novel control strategy for single-phase current-source inverters connected to an ac grid is proposed in this paper. The control strategy aims to inject maximum power to the grid under transient and steady-state conditions by the tracking of sinusoidal references. This paper presents the modeling and the design of the control strategy based on the exact linearization of the inverter model. Results are obtained by computational simulation and validated experimentally. By using error performance indexes in the analysis of the results, it is demonstrated that the proposed controllers achieve correct tracking of the sinusoidal reference while keeping a low switching frequency, which helps to minimize the commutation losses. [ABSTRACT FROM PUBLISHER]

Switching harmonic attenuation has always been challenging for inverters used in high-power conversion applications, where ratio of switching to fundamental frequency is low. Addition of multiple LC-trap filters is no doubt a feasible cost-effective method, which has increasingly been used, but generally susceptible to filter parameter variations and harmonic resonances. This paper hence presents an alternative active trap filter (ATF), based on a series-LC-filtered inverter, for attenuating switching harmonics in a flexible, while yet not cost burdensome, approach. A direct impedance synthesis method has also been proposed for the ATF to better enforce its active switching harmonic bypassing ability. Compared with conventional schemes for controlling active power filters, the proposed method is more readily implemented, since it requires neither current reference generation nor high-bandwidth current control loop. Moreover, the use of a series LC filter at its ac side helps the ATF to reduce its inverter voltage and power ratings. Compensated frequency range of the ATF can hence be enlarged by using a comparably higher switching frequency and a proper step-by-step design procedure to be presented in this paper. Simulation and experimental results have confirmed the design procedures, and hence expected performance of the ATF. [ABSTRACT FROM PUBLISHER]

This paper presents an improved direct torque control (DTC) method for an asymmetrical six-phase induction motor using a two-level six-phase inverter. As is well known, a simple extension of three-phase DTC technique to an asymmetrical six-phase motor, using large vectors only, introduces significant current harmonics of the order 6 n±1 (n = 1, 3, 5,…), which are mapped into the nonflux/torque producing (xy) plane. These harmonics cause only losses in the motor winding as they do not take part in torque production. Hence, a number of different improved DTC techniques have been developed in the past for multiphase motor drives. The paper takes one such DTC method as the starting point and improves it further by using the concept of virtual voltage vectors. Developed vector selection algorithm, based on two virtual voltage vectors, requires the information on position of the flux in the auxiliary (xy) subspace and provides stator current quality commensurate with the currently available best DTC algorithm for six-phase drives. However, use of two virtual voltage vectors enables a substantial reduction of the torque ripple, which is achieved by means of a five-level torque comparator. Extensive experimentation is performed and it is shown that the reduction of the current harmonics is in essence almost the same as in another recently developed DTC scheme, based on the use of a single virtual voltage vector. However, the achieved torque ripple reduction, which is verified experimentally, makes the scheme superior when compared to the existing approaches. At the same time, developed scheme retains qualities of conventional DTC schemes, such as simple structure and fast response. Its additional beneficial feature is the easiness of implementation. [ABSTRACT FROM PUBLISHER]

The objective of this paper is to propose a novel photovoltaic (PV) micro-inverter with PV current decoupling (PVCD) strategy to achieve maximum power point tracking (MPPT) performance without using large electrolytic capacitors. Conventionally, the grid-connected PV micro-inverter needs a large PV-side electrolytic capacitor to suppress the double-line frequency voltage ripple, which is caused by the injected ac grid power, to achieve the desired MPPT performance. However, the short lifetime electrolytic capacitor will reduce the PV micro-inverter's reliability dramatically. Therefore, different active power decoupling circuits (APDCs) have been proposed in published papers to reduce the required input capacitance so that the long lifetime film capacitor can be used to replace the electrolytic capacitor. Unlike the conventional APDC with charging and discharging modes operation, a novel PVCD strategy, which is based on the concept of current decoupling instead of power decoupling, is proposed to simplify the control mechanism of the PV micro-inverter. Furthermore, to accomplish the proposed current decoupling concept, a novel circuit topology for the PV micro-inverter is also proposed. With the proposed PVCD strategy, the current decoupling tank (CDT) inside the proposed PV micro-inverter can buffer the current difference between the constant current from the PV panel and the rectified sinusoidal current of the ac grid current. Therefore, the input capacitance on the PV-side can be reduced dramatically and the long lifetime film capacitor can be used to replace the electrolytic capacitor. The reliability of the PV micro-inverter with good MPPT performance can be increased. In this paper, the operation principle and the component design of the proposed PV micro-inverter with PVCD strategy will be presented. Simulation results and experimental results of a prototype 240 W PV micro-inverter is shown to verify the performance of the PV micro-inverter with PVCD strategy. [ABSTRACT FROM AUTHOR]

Stable operation of LCL filtered grid-connected inverters can be achieved using active damping. However, the stability can be threatened by non-ideal conditions such as delay in digitally controlled systems and grid impedance variation at the point of common coupling (PCC). In a grid-side current controlled inverter, the computational and pulsewidth modulation delays cause an unintentionally negative virtual resistance when the resonance frequency is higher than one-sixth of the sampling frequency $(f_{s}/ 6)$. This paper proposes a delay compensation method to address this issue, which can expand the effective damping region up to Nyquist frequency $(f_{s}/ 2)$. Also, it is shown that the negative real part of the inverter output admittance will make the system unstable under specific grid condition. Therefore, a PCC voltage feedforward method is proposed to cancel the negative real part of the inverter output admittance according to passivity-based stability. Thanks to the proposed methods, the inverter output admittance will be passive in all frequencies and can be connected to the grid regardless of grid impedance. It means that the inverter has robust plug-and-play functionality. The validity of the theoretical analysis and the effectiveness of the proposed approaches are verified using experimental results on a laboratory prototype. [ABSTRACT FROM AUTHOR]

In this paper, two single-phase single-stage split-inductor buck–boost inverters are proposed: type-I and II. The proposed type-I is unity power factor inverter, while the proposed type-II inverter is suitable for any power factor. Both topologies remove the shoot-through problem. Furthermore, the reverse recovery issues for all switches are eliminated; therefore, mosfets are used to obtain higher efficiencies. The proposed inverters operated at higher switching frequencies confer the additional benefit of smaller passive components. The current stresses of the two switches in the proposed type-I and II inverters are lower of the conventional boost inverter. The dead time can be eliminated at both the high and line switching frequencies. In addition, the inductor conduction loss is minimized to improve efficiency. Moreover, the voltage stresses of the two switches in the type-I inverter can be much lower of its counterpart boost inverter. Most importantly, unlike the conventional high-reliability inverters, the magnetic volume of the proposed high-reliability type-I and II inverters is same of its counterpart boost inverter. The experimental results obtained for 500 W, 110 Vrms, 60 Hz hardware prototypes verify the analysis. [ABSTRACT FROM AUTHOR]

This paper presents a reduced component count five-level inverter topology based on the stacked cell approach to multilevel inverters. The proposed topology utilizes the fundamental properties of three-phase voltages to reduce the number of switches and flying capacitors to cut size, weight and costs while facilitating higher reliability, simpler wiring and lesser electromagnetic interference. The operational aspects of the topology such as circuit structure, modulation and capacitor balancing are explained, followed by an account of device stresses and reliability. A discussion of certain additional features such as fault tolerant operation, loss steering and common-mode elimination addresses the usefulness of the topology in practical situations. A comparison of the proposed topology with existing methods in terms of several parameters is then used to highlight its merits and features. Finally, experimental results obtained using an induction motor drive incorporating the topology are given, so as to validate the feasibility of the proposed approach. [ABSTRACT FROM AUTHOR]

This paper investigates a robust model reference adaptive control (MRAC) method for a three-phase constant-voltage constant-frequency (CVCF) inverter with an output LC filter. The proposed MRAC method is designed to stabilize the error dynamics of the system by a feedback control term in the steady state and attenuate the parameter uncertainties of the system by an updated MRAC term. Unlike the conventional proportional–derivative control (PDC) scheme, the proposed MRAC scheme ensures the fast convergence of the output errors to the exponential trajectories predefined by the reference models. Furthermore, the adaptive state-feedback mechanism can guarantee the fast dynamic response in the transient state without using load current sensors or observers. The asymptotic stability is mathematically proven by a Lyapunov theory. The feasibility of the proposed controller is confirmed through extensive experimental studies on a prototype three-phase CVCF inverter with a TI TMS320LF28335 DSP. Finally, comparative experimental results of three control methods (i.e., conventional PDC, feedback linearization control, and proposed MRAC) are provided to validate the superior performance of the proposed method such as fast transient response, low total harmonic distortion, and robustness to parameter uncertainties under critical load conditions (i.e., abrupt load changes, unbalanced loads, and distorted nonlinear loads). [ABSTRACT FROM AUTHOR]

In self-commissioning, motor parameters are estimated by analyzing the measured currents and voltages. At standstill, the obtained voltages are low because the motor back EMF is zero. Therefore, the inverter nonlinearities are comparable with the estimated voltages and it is necessary to compensate for the nonlinearities. In order to model the inverters nonlinear characteristics, dc current test is conventionally used. However, this test results in a nonlinear equation that contains nonlinearities of two phases. Hence, a numerical solution must be carried out to achieve each inverter phase nonlinearity. Moreover, three-phase symmetry of the inverter is necessary in conventional methods, making them inappropriate to characterize the nonlinearities of multilevel inverters with bypassed cells. This paper proposes a novel characterization algorithm with no numerical solutions applied for motor self-commissioning of VSI-fed drives. Not only the proposed method improves the fundamental and the THD of the calculated phase voltage by 42% and 6% at low currents, respectively, but also it is suitable for characterizing the nonlinearities of multilevel inverters with bypassed cells. A prototype of a five-level cascaded H-bridge inverter and a two-level inverter feeding a 2.2-kW three-phase induction motor is provided to verify the superiority of the proposed method specifically at very low currents. [ABSTRACT FROM AUTHOR]

In this paper, we design a voltage-modulated direct power control (VM-DPC) for a three-phase voltage source inverter (VSI) connected to a weak grid, where the phase-locked loop (PLL) system may make the system unstable if the conventional vector current control (VCC) method is applied. Compared with the conventional VCC method, the main advantage of the proposed VM-DPC method is that the PLL system is eliminated. Moreover, in order to inject the rated real power to the weak grid, the VSI system should generate some certain amount of reactive power as well. An eigenvalues-based analysis shows that the system with the proposed method tracks its desired dynamics in the certain operating range. Both simulation and experimental results match the theoretical expectations closely. [ABSTRACT FROM AUTHOR]

In this paper, a gallium nitride (GaN)-based single-inductor multiple-output (SIMO) dc–ac inverter, which generates multiple frequencies at the ac outputs, is introduced. The proposed time-multiplexed switching sequences enable the SIMO inverter to simultaneously generate sinusoidal-like outputs with different frequencies. In the absence of a parasitic body diode in the GaN transistor and with correct bias voltage, the proposed inverter requires no additional blocking diodes and/or cascaded power switches while still ensuring unidirectional flow of the inductor current for proper circuit operation. Compared with its silicon counterpart, this GaN-based inverter achieves a simplified circuit structure, reduced component count, small form factor, increased power density, and high efficiency. A practical application of this inverter is to act as a single wireless power transmitter which concurrently drives multiple transmitter coils at different frequencies for multi-standard wireless power transfer. A hardware prototype of a single-inductor three-output inverter producing three distinct resonant frequencies, namely, 100, 200, and 300 kHz, is constructed. The effectiveness of the proposed switching sequences and control method for this inverter is experimentally verified. No cross regulation is observed across the three individual ac outputs. [ABSTRACT FROM AUTHOR]

In order to provide high and extendable power levels for inductive power transfer (IPT) system, a parallel multi-inverter system based on modular inverter is presented. Various power requirements can be implemented by an adjustment of the number of paralleled inverters, which provides a high modularity. A master−slave scheme is employed for the switching-driver signals of parallel inverters, where one acts as a leader while others act as followers. Despite the master−slave scheme, the proposed circuit topology has natural robustness because of the equality in terms of the hardware configuration of each modular inverter. For proper parameters, the output phase (current lagging corresponding voltage) of an inverter is lower than the average of output phase of all inverters, when its output voltage lags behind others, and vice versa. Based on this approach, PI controllers are designed to implement phase synchronization for output voltages of all inverters. An IPT prototype supplied by the proposed parallel multi-inverter with three inverters was designed, built, and tested. Experiments show that the proposed parallel multi-inverter system has not only good circulating current suppression capacity but also excellent performance of phase synchronization. The maximum dc−dc efficiency was 94% at a 35.1 kW receiving power. This paper is accompanied by a Matlab/Simulink file demonstrating phase synchronization control. [ABSTRACT FROM AUTHOR]

Three-level inverter has an outstanding performance and is more advantageous in the switching vector selection than two-level inverter. In particular, the neutral-point voltage unbalance and common-mode voltage (CMV) reduction of three-level inverter should be carefully regulated for the appropriate operation, both of which, however, are mutually coupled resulting that the conventional space vector modulation (SVM) scheme cannot deal with them properly. To overcome this limitation, this paper proposes an improved space vector modulation (ISVM) technique to reduce the CMV and neutral-point voltage imbalance simultaneously. The generating mechanism of neutral-point voltage oscillation is derived. Based on the analysis, the proposed ISVM method adopts four voltage vectors (large, medium, small, and zero vectors) with adjusted dwell times to eliminate the ac unbalance of the neutral-point voltage. Considering the occurrence of neutral-point voltage disturbances, the dc neutral-point unbalance voltage is controlled by selecting the P-type or N-type small vector and adjusting the dwell times of small vectors for neutral-point voltage recovery. In addition, a novel switching sequence arrangement method with the minimal number of switches transition in one switching cycles and between switching cycles is proposed to reduce the total switching loss. Theoretical analysis and verification results show that the proposed ISVM scheme can reduce the magnitude of CMV to half of value using the conventional SVM, and an accurate control of ac and dc unbalanced neutral-point voltage can be obtained. [ABSTRACT FROM AUTHOR]

There have been several advanced topologies proposed by the community for micro-inverter applications. However, many such applications suffer from unwanted second-order harmonic current ripple at dc input. Moreover, in the absence of suitable passive filter or ripple compensator, the second-order harmonics ripple may propagate into the dc source. This results in several problems to the system, related to system efficiency, life, cost, size, reliability, and stability. This paper proposes an adaptive sliding-mode controller to shape the output impedance of the boost-circuit of quasi-switched boost inverter such that the propagation of the ripple from dc link to the dc-input source is resisted. The quasi-switched boost inverter is one of the advanced and suitable topologies for the micro-inverter applications. The adaptive nature of the proposed controller improves the transient performance of the system at the line–load transients unlike some existing solutions, which affects dynamics adversely to achieve ripple mitigation objective. The controller ensures voltage regulation within ${5\%}$ at dc link. The proposed control technique is verified using a lab-prototype of 500 W quasi-switched boost inverter. [ABSTRACT FROM AUTHOR]

Cascading fault is one of the serious challenges in hybrid ac/dc power grids, which initiates from a dc or a severe inverter ac fault and leads to a blackout in the inverter ac side. However, owing to the fact that dc faults do not cause commutation failure, the existing commutation failure inhibition approaches are not effective in the prevention of cascading faults caused by dc fault. In order to resolve the challenge, this paper first develops a hybrid ac/dc relay (HADR) based on the positive-sequence component, which can detect and locate the fault events in hybrid ac/dc networks. Subsequently, an integrated control and protection scheme is presented using the developed HADR and a thyristor-controlled series compensator. The proposed scheme has the ability to prevent the blackouts caused by cascading fault using transmission capacity enhancement of the ac line and load-shedding in the inverter ac system. The salient feature of the proposed scheme is that it provides a very economical way to compensate for the loss of power caused by HVdc line outage. In addition, it does not require communications among the relays. The practical performance and feasibility of the proposed scheme is validated by laboratory testing, using the real-time Opal-RT hardware prototyping platform. The experimental results demonstrate that the proposed strategy can effectively inhibit the blackouts caused by cascading fault in hybrid ac/dc networks. [ABSTRACT FROM AUTHOR]