1. LIETUVIŲ KALBOS PAVIENIŲ ŽODŽIŲ ATPAŽINIMO ALGORITMO ĮGYVENDINIMAS LAUKU PROGRAMUOJAMA LOGINE MATRICA.
- Author
-
Sledevič, Tomyslav and Stašionis, Liudas
- Subjects
- *
FIELD programmable gate arrays , *ALGORITHMS , *WORD recognition , *SIGNAL processing , *PARALLEL processing - Abstract
The paper describes the FPGA-based implementation of Lithuanian isolated word recognition algorithm. FPGA is selected for parallel process implementation using VHDL to ensure fast signal processing at low rate clock signal. Cepstrum analysis was applied to features extraction in voice. The dynamic time warping algorithm was used to compare the vectors of cepstrum coefficients. A library of 100 words features was created and stored in the internal FPGA BRAM memory. Experimental testing with speaker dependent records demonstrated the recognition rate of 94%. The recognition rate of 58% was achieved for speaker-independent records. Calculation of cepstrum coefficients lasted for 8.52 ms at 50 MHz clock, while 100 DTWs took 66.56 ms at 25 MHz clock. [ABSTRACT FROM AUTHOR]
- Published
- 2013
- Full Text
- View/download PDF