21 results on '"CHENG, LERONG"'
Search Results
2. On confidence in characterization and application of variation models.
3. Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability.
4. Trace-based framework for concurrent development of process and FPGA architecture considering process variation and reliability.
5. Non-Gaussian statistical timing analysis using second-order polynomial fitting.
6. Non-linear statistical static timing analysis for non-Gaussian variation sources.
7. Non-linear statistical static timing analysis for non-Gaussian variation sources.
8. Device and architecture co-optimization for FPGA power reduction.
9. Device and architecture co-optimization for FPGA power reduction.
10. Device and architecture co-optimization for FPGA power reduction.
11. FPGA device and architecture evaluation considering process variations.
12. A fast congestion estimator for routing with bounded detours.
13. Design-Dependent Process Monitoring for Wafer Manufacturing and Test Cost Reduction.
14. Fourier Series Approximation for Max Operation in Non-Gaussian and Quadratic Statistical Static Timing Analysis.
15. Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability.
16. Wire congestion estimation in a bounded-bend model.
17. AN ANALYTICAL CONGESTION MODEL WITH BOUNDED-BEND DETOURS.
18. Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting.
19. Congestion estimation for hexagonal routing.
20. Digital Spectrum of a Nonuniformly Sampled Two-Dimensional Signal and Its Reconstruction.
21. Congestion Estimation for 3-D Circuit Architectures.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.