1. Terabits-per-Second Throughput for Polar Codes
- Author
-
Yigit Ertugrul, Altug Süral, E. Göksu Sezer, Erdal Arikan, Orhan Arikan, Süral, Altuğ, Sezer, E. Göksu, Ertuğrul, Yiğit, Arıkan, Orhan, and Arıkan, Erdal
- Subjects
Successivecancellation decoding ,Polar codes ,Computer science ,Quantization (signal processing) ,Application specific integrated circuits ,Polar Codes ,020206 networking & telecommunications ,02 engineering and technology ,Parallel computing ,Chip ,Majority-logic decoding ,GeneralLiterature_MISCELLANEOUS ,020202 computer hardware & architecture ,Majority logic decoding ,Terabits-per-second throughput ,Quantization ,0202 electrical engineering, electronic engineering, information engineering ,Decoding methods ,Successive Cancellation - Majority Logic DECODING - Abstract
Date of Conference: 8-8 Sept. 2019 Conference name: 2019 IEEE 30th International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC Workshops) By using Majority Logic (MJL) aided Successive Cancellation (SC) decoding algorithm, an architecture and a specific implementation for high throughput polar coding are proposed. SC-MJL algorithm exploits the low complexity nature of SC decoding and the low latency property of MJL. In order to reduce the complexity of SC-MJL decoding, an adaptive quantization scheme is developed within 1-5 bits range of internal log-likelihood ratios (LLRs). The bit allocation is based on maximizing the mutual information between the input and output LLRs of the quantizer. This scheme causes a negligible performance loss when the code block length is N= 1024 and the number of information bits is K = 854. The decoder is implemented on 45nm ASIC technology using deeply-pipelined, unrolled hardware architecture with register balancing. The pipeline depth is kept at 40 clock cycles in ASIC by merging consecutive decoding stages implemented as combinational logic. The ASIC synthesis results show that SC-MJL decoder has 427 Gb/s throughput at 45nm technology. When we scale the implementation results to 7nm technology node, the throughput reaches 1 Tb/s with under 10 mm 2 chip area and 0.37 W power dissipation.
- Published
- 2019
- Full Text
- View/download PDF