115 results on '"Angizi, Shaahin"'
Search Results
2. Enabling Edge Computing Using Emerging Memory Technologies: From Device to Architecture
3. PANDA: Processing in Magnetic Random-Access Memory- Accelerated de Bruijn Graph-Based DNA Assembly
4. Semi-decentralized Inference in Heterogeneous Graph Neural Networks for Traffic Demand Forecasting: An Edge-Computing Approach
5. Enabling Normally-Off In Situ Computing With a Magneto-Electric FET-Based SRAM Design
6. Design and Evaluation of a Near-Sensor Magneto-Electric FET-Based Event Detector
7. Ocellus: Highly Parallel Convolution-in-Pixel Scheme Realizing Power-Delay-Efficient Edge Intelligence
8. Comparative Study of Low Bit-width DNN Accelerators: Opportunities and Challenges
9. SenTer: A Reconfigurable Processing-in-Sensor Architecture Enabling Efficient Ternary MLP
10. IMA-GNN: In-Memory Acceleration of Centralized and Decentralized Graph Neural Networks at the Edge
11. Accelerating Low Bit-width Neural Networks at the Edge, PIM or FPGA: A Comparative Study
12. NeSe: Near-Sensor Event-Driven Scheme for Low Power Energy Harvesting Sensors
13. XOR-CiM: An Efficient Computing-in-SOT-MRAM Design for Binary Neural Network Acceleration
14. PiPSim: A Behavior-Level Modeling Tool for CNN Processing-in-Pixel Accelerators
15. Aligner-D: Leveraging In-DRAM Computing to Accelerate DNA Short Read Alignment
16. AppCiP: Energy-Efficient Approximate Convolution-in-Pixel Scheme for Neural Network Acceleration
17. A Near-Sensor Processing Accelerator for Approximate Local Binary Pattern Networks
18. semiMul: Floating-Point Free Implementations for Efficient and Accurate Neural Network Training
19. MR-PIPA: An Integrated Multilevel RRAM (HfO x )-Based Processing-In-Pixel Accelerator
20. Ocelli: Efficient Processing-in-Pixel Array Enabling Edge Inference of Ternary Neural Networks
21. ReD-LUT
22. Toward a Behavioral-Level End-to-End Framework for Silicon Photonics Accelerators
23. TizBin: A Low-Power Image Sensor with Event and Object Detection Using Efficient Processing-in-Pixel Schemes
24. Work-in-Progress: A Processing-in-Pixel Accelerator based on Multi-level HfOx ReRAM
25. Nonvolatile Memory Based Architectures Using MagnetoelectricFETs
26. A 1.23-GHz 16-kb Programmable and Generic Processing-in-SRAM Accelerator in 65nm
27. Enabling Intelligent IoTs for Histopathology Image Analysis Using Convolutional Neural Networks
28. Design and Evaluation of a Robust Power-Efficient Ternary SRAM Cell
29. FlexiDRAM: A Flexible in-DRAM Framework to Enable Parallel General-Purpose Computation
30. LT-PIM: An LUT-Based Processing-in-DRAM Architecture With RowHammer Self-Tracking
31. Efficient Targeted Bit-Flip Attack Against the Local Binary Pattern Network
32. EaseMiss: HW/SW Co-Optimization for Efficient Large Matrix-Matrix Multiply Operations
33. SCiMA: A Generic Single-Cycle Compute-in-Memory Acceleration Scheme for Matrix Computations
34. Integrated Sensing and Computing using Energy-Efficient Magnetic Synapses
35. ReFACE: Efficient Design Methodology for Acceleration of Digital Filter Implementations
36. Energy-Efficient Recurrent Neural Network with MRAM-based Probabilistic Activation Functions
37. Max-PIM: Fast and Efficient Max/Min Searching in DRAM
38. PIM-Quantifier: A Processing-in-Memory Platform for mRNA Quantification
39. MeF-RAM: A New Non-Volatile Cache Memory Based on Magneto-Electric FET
40. RNSiM: Efficient Deep Neural Network Accelerator Using Residue Number Systems
41. Processing-in-Memory Acceleration of MAC-based Applications Using Residue Number System
42. Non-Volatile Approximate Arithmetic Circuits Using Scalable Hybrid Spin-CMOS Majority Gates
43. Processing-in-Memory Accelerator for Dynamic Neural Network with Run-Time Tuning of Accuracy, Power and Latency
44. Modeling and Benchmarking Computing-in-Memory for Design Space Exploration
45. Exploring DNA Alignment-in-Memory Leveraging Emerging SOT-MRAM
46. PIM-Assembler: A Processing-in-Memory Platform for Genome Assembly
47. MRIMA: An MRAM-Based In-Memory Accelerator
48. ApGAN: Approximate GAN for Robust Low Energy Learning From Imprecise Components
49. PIM-Aligner: A Processing-in-MRAM Platform for Biological Sequence Alignment
50. Hybrid Spin-CMOS Polymorphic Logic Gate With Application in In-Memory Computing
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.