81 results on '"Moraes, Fernando Gehm"'
Search Results
2. Hardware Acceleration of Authenticated Encryption with Associated Data via RISC-V Instruction Set Extensions in Low Power Embedded Systems
3. Deploying Machine Learning in Resource-Constrained Devices for Human Activity Recognition
4. FLEA - FIT-Aware Heuristic for Application Allocation in Many-Cores based on Q-Learning
5. Chronos-v: a many-core high-level model with support for management techniques
6. Secure Network Interface for Protecting IO Communication in Many-cores
7. Improving the Efficiency of Cryptography Algorithms on Resource-Constrained Embedded Systems via RISC-V Instruction Set Extensions
8. Validating an Automated Asynchronous Synthesis Environment with a Challenging Design: RISC-V
9. Lightweight Authentication for Secure IO Communication in NoC-based Many-cores
10. SeMAP – A Method to Secure the Communication in NoC-based Many Cores
11. From CNN to DNN Hardware Accelerators: A Survey on Design, Exploration, Simulation, and Frameworks
12. A Comprehensive Framework for Systemic Security Management in NoC-based Many-cores
13. From CNN to DNN Hardware Accelerators: A Survey on Design, Exploration, Simulation, and Frameworks
14. A Fast, Accurate, and Comprehensive PPA Estimation of Convolutional Hardware Accelerators
15. Non-intrusive Monitoring Framework for NoC-based Many-Cores
16. Assessment and Optimization of 1D CNN Model for Human Activity Recognition
17. Leveraging NoC-based Many-core Performance Through Runtime Mapping Defragmentation
18. A High-level Model to Leverage NoC-based Many-core Research
19. Design-Time Analysis of Real-Time Traffic for Networks-on-Chip using Constraint Models
20. Secure Communication with Peripherals in NoC-based Many-cores
21. SBCCI’2021 Guest Editorial
22. Reliability Assessment of Many-Core Dynamic Thermal Management
23. Guest Editors’ Introduction: SBCCI 2020
24. Dynamic Mapping for Many-cores using Management Application Organization
25. ORCA RT-Bench: A Reference Architecture for Real-Time Scheduling Simulators
26. A High-Level Modeling Framework for Estimating Hardware Metrics of CNN Accelerators
27. Management Application - a New Approach to Control Many-Core Systems
28. A Survey on Security Mechanisms for NoC-based Many-Core SoCs
29. SBCCI'2020 Guest Editorial
30. Hardware Accelerator for Runtime Temperature Estimation in Many-Cores
31. Security Vulnerabilities and Countermeasures in MPSoCs
32. Dynamic Thermal Management in Many-Core Systems Leveraged by Abstract Modeling
33. A TensorFlow and System Simulator Integration Approach to Estimate Hardware Metrics of Convolution Accelerators
34. Chronos: An Abstract NoC-based Manycore with Preserved Temporal and Spatial Traffic Distribution
35. Detection and Countermeasures of Security Attacks and Faults on NoC-Based Many-Cores
36. A differential IR-UWB transmitter using PAM modulation with adaptive PSD
37. Table of Contents and Foreword
38. Table of Contents and Foreword
39. Distributed Shared Mamory for NoC-based MPSoCs
40. Modular and Distributed Management of Many-Core SoCs
41. System management recovery in NoC-based many-core systems
42. A Systemic and Secure SDN Framework for NoC-Based Many-Cores
43. SDN-Based Secure Application Admission and Execution for Many-Cores
44. Fine-grain temperature monitoring for many-core systems
45. Hierarchical adaptive Multi-objective resource management for many-core systems
46. The power impact of hardware and software actuators on self-adaptable many-core systems
47. Security in Many-Core SoCs Leveraged by Opaque Secure Zones
48. Self-Adaptive QoS Management of Computation and Communication Resources in Many-Core SoCs
49. An IR-UWB pulse generator using PAM modulation with adaptive PSD in 130nm CMOS process
50. Lightweight security mechanisms for MPSoCs
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.