14 results on '"Yinyin Lin"'
Search Results
2. ReRAM write circuit with dynamic uniform and small overshoot compliance current under PVT variations.
3. A small area and low power true random number generator using write speed variation of oxidebased RRAM for IoT security application.
4. A compact pico-second in-situ sensor using programmable ring oscillators for advanced on chip variation characterization in 28nm HKMG.
5. Novel 3D horizontal RRAM architecture with isolation cell structure for sneak current depression.
6. A low cost and high reliability true random number generator based on resistive random access memory.
7. Impacts of external magnetic field and high temperature disturbance on MRAM reliability based on FPGA test platform.
8. 3D vertical RRAM architecture and operation algorithms with effective IR-drop suppressing and anti-disturbance.
9. A 2Mb ReRAM with two bits error correction codes circuit for high reliability application.
10. Low-power high-yield SRAM design with VSS adaptive boosting and BL capacitance variation sensing.
11. A BIST scheme for high-speed Gain Cell eDRAM.
12. Novel RRAM programming technology for instant-on and high-security FPGAs.
13. Novel operation scheme and technological optimization for 1T bulk capacitor-less DRAM.
14. A 0.13µm 8Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.