Search

The article offers information on the Design Automation Conference which will be held on June 4-8, 2007 in San Diego, California.

The article discusses the papers presented at the International Solid-State Circuits Conference (ISSCC) held in February 2009 at the San Francisco Marriott hotel in California. One of the papers considers the introduction of Intel Corp.'s Nehalem-EX server CPU, a 2.3 billion-transistor member of its 45-nm Nehalem family. Meanwhile, another paper shows the technique described by Hideaki Saito, a principal researcher at NEC Corp., for stacking a memory chip using direct aluminum-to-copper links.

Information about several papers discussed at the International Symposium on Physical Design held in April 2006 in San Jose, California is presented. New chip design at 65 nanometers where temperature, voltage and process variations have dramatic impact on chip timing, manufacturability and yield were offered during the symposium. It also featured several authors from the University of California in Los Angeles and International Business Machine Research who received ISPD 2006 Best Paper Award.

Information about several papers discussed at a symposium on field programmable gate arrays (FPGA) synthesis in Monterey, California is presented. A computer-aided design researcher will show that current synthesis tools may produce circuits that are 70 to 500 times larger than the known optimal solutions in synthetic benchmarks. Another speaker will present a paper entitled "Optimality Study of Logic Synthesis for LUT-based FPGA."

The article reports on the two technical papers presented at the recent International Interconnects Technology Conference in San Francisco, California. The papers indicated the semiconductor researchers' power-saving techniques as they scale chips to smaller sizes. Researchers from Intel Corp. showed direction on how to optimize repeater and logic transistor technologies, as well as improving repeater insertion methods and applying three-dimensional integration. Another paper from Georgia Institute of Technology suggested the use of carbon nanotubes to address some of the challenges of gigascale-integration interconnects.

Focuses on the presentation of ferro-electric memories at the International Electron Devices Meeting in San Francisco, California. Overview of the research paper from Texas Instruments, Agilent Technologies and Ramtron International; Description of volt embedded-Ferrous random access memory technology; Details of the paper of Fujitsu.

Information about several papers discussed at LSI Logic conference sponsored by LSI Corp. on the firm's role in the global industry held in Mountainview, California in 2010 is presented. Topics include the corporate history of LSI Logic, the recognition of the firm as the first fabless semiconductor firms, and the absorption of Toshiba's complementary metal oxide semiconductors (CMOS) process technology lock. The conference featured several LSI Corp.'s employees including Ven Lee.

Information about several papers discussed at the Advanced Telecommunications Computing Architecture summit held in Santa Clara, California in October 2007 is presented. It presents new initiatives which aimed to solicit more telecommunication original equipment manufacturer's to open standards. It also features various open telecommunication standards from telecommunication industry like Motorola Inc. Moreover, it features notable people including Brian Carr and Bart Stuck.

Information on the discussion of designs for biomedical devices at the International Solid-State Circuits Conference in San Francisco, California is presented. German researchers presented an artificial silicon retina consisting of 232 electrodes, that will be implanted in few patients in 2007 by Intelligent Medical Implants AG, one of the co-developers. Maurits Ortmanns, an assistant professor who discussed the paper, revealed that patients with the implant will have real visual reception.

The article reports that Rambus Inc. will reveal a technique for delivering Input/Output with power rates of 2.2 milli-watts per gigabit per second, at the 2007 International Solid-State Circuits Conference in San Francisco, California. In its prepared paper, Rambus Inc. will describe a 6-Gbit/second serializer/deserializer transceiver at 2.2 mW/Gbit/s in 90-nanometer process technology. The company believes that the technology would achieve power reduction and would deliver high performance.

Information about the Field Programmable Gate Arrays (FPGA) 2006 symposium in Monterey, California is presented. The Xilinx paper, presented by researcher Tim Tuan, described a research project in which Xilinx built a low-power architecture based on the company's Spartan 3 fabric. Dynamic power was on average 12 times worse for the Stratix FPGA over the range of benchmarks.

The article highlights IBM Corp.'s (IC) emphasis on electronic frequency as presented at the 2006 International Solid-State Circuits conference in San Francisco, California. IC design engineers delivered three papers that described the pending Power6 microprocessor, aimed at the company's own pSeries servers. The 65-nanometer Power6 will be launched in the four- to five-gigahertz range when servers begin shipping in 2007.

Provides information on the 50th International Solid-State Circuits Conference that will be held on February 10, 2003 in San Francisco, California. Theme of the keynote speech that will be delivered by Gordon Moore, chairman emeritus of Intel Corp.; Paper sessions; Panels; Workshops.

Reports on the holding of the 48th International Electron Devices Meeting in San Francisco, California, from December 8-11, 2002. Topics of the opening papers session; Product introductions.

The article cites that Georgia Tech University, IBM Corp., IMEC, the Fraunhofer Institute, Tohoku University and TSMC presented papers on through-silicon via technology (TSV) at the Institute of Electrical and Electronics Engineers Inc. 2008 International Interconnect Technology Conference in Burlingame, California. TSV technology is seen as a solution to a looming interconnect crisis which could emerge by 2009.

The article reports on the presentation of two papers at the International Solid-State Circuits Conference in San Francisco, California that discussed advances in medical test equipment. Shu-Jen Han at the Stanford University presented his work on a DNA detector that would lower the size and cost of DNA microarray test equipment. Long-Shen Fan at the National Tsing Hua University in Taiwan discussed development of a desktop magnetic resonance imaging system for cellular-level research.

The article previews the International Solid-State Circuits Conference to be held from February 5-9, 2006 in San Francisco, California. The record number of papers that will be presented at this landmark event will topple records in chip density, performance and sophistication. But amid the sound of shattering records are more subtle themes like gradual shifts in architectural thinking, the quiet emergence of entirely new technologies in bioscience and organic circuits and the incredible continuity of silicon CMOS. The CMOS theme will be sounded in the first keynote of the plenary session.

This article focuses on the Microwave Technology and Techniques Symposium (MTT-S) held in Long Beach, California, last month. Conference participants were staying at Motel-6. While a shuttle service took the conference attendees back and forth to the convention center, the motel had no Internet service for its rooms. But there was a wireless connection available from the tiny hotel reception area, where a complementary continental breakfast was served. Among the attendees was an upstate New York researcher, finding 190-210GHz applications for IBM's SiGe. There was a French Canadian studying Terahertz spectrometry, and taking in every paper he could on high-GHz transmissions.

Reports on the 2204 Design Automation Conference on June 7-11 in San Diego, California. Theme of the conference; Number of accepted papers; Topics for discussion; Keynote speakers; Hands-on tutorials.

Reports that the Custom Integrated Circuits Conference will be moved from May to September 21-24, 2003 at the Doubletree Hotel in San Jose, California. Benefit of the change to attenders and presenters; Deadline for the submission of papers for the event.

Previews the 2002 International Conference on Computer-Aided Design (ICCAD) to be held in San Jose, California. Design-related papers, panels and workshops to be featured; Parallel workshops on the OpenAccess standards effort, open-source circuit simulation and languages; Opening keynote address to be given by Chekib Akrout, director of microprocessor development at IBM Microelectronics.