24 results on '"Reyhani-Masoleh, Arash"'
Search Results
2. Efficient algorithms and architectures for field multiplication using Gaussian normal bases
3. New Low-Area Designs for the AES Forward, Inverse and Combined S-Boxes
4. Low complexity word-level sequential normal basis multipliers
5. Low complexity bit parallel architectures for polynomial basis multiplication over GF (2 super m)
6. Fast normal basis multiplication using general purpose processors
7. Efficient multiplication beyond optimal normal bases
8. A new construction of Massey-Omura parallel multiplier over GFF(2[superscript m])
9. New Multiplicative Inverse Architectures Using Gaussian Normal Basis
10. New Architectures for Digit-Level Single, Hybrid-Double, Hybrid-Triple Field Multiplications and Exponentiation Using Gaussian Normal Bases
11. Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation
12. High-Speed Hybrid-Double Multiplication Architectures Using New Serial-Out Bit-Level Mastrovito Multipliers
13. New Hardware Implementationsof WG$\bf {(29,11)}$and WG- $\bf {16}$StreamCiphers Using Polynomial Basis
14. Comments on “Low-Latency Digit-Serial Systolic Double Basis Multiplier over $GF(2^{m})$ Using Subquadratic Toeplitz Matrix-Vector Product Approach”
15. New Regular Radix-8 Scheme for Elliptic Curve Scalar Multiplication without Pre-Computation
16. Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM
17. Concurrent Error Detection in Montgomery Multiplication over Binary Extension Fields
18. A Low-Power High-Performance Concurrent Fault Detection Approach for the Composite Field S-Box and Inverse S-Box
19. Concurrent Structure-Independent Fault Detection Schemes for the Advanced Encryption Standard
20. Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2^m)
21. Low-Complexity Multiplier Architectures for Single and Hybrid-Double Multiplications in Gaussian Normal Bases.
22. Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2m).
23. Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2m).
24. Comments on “Low-Latency Digit-Serial Systolic Double Basis Multiplier over GF(2m) Using Subquadratic Toeplitz Matrix-Vector Product Approach”.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.