1. Topology, Modeling and Control Scheme for a new Seven-Level Inverter With Reduced DC-Link Voltage.
- Author
-
Khan, Shakil Ahamed, Barzegarkhoo, Reza, Guo, Youguang, Siwakoti, Yam, Khan, Md Noman Habib, Lu, Dylan Dah-Chuan, and Zhu, Jianguo
- Subjects
- *
VOLTAGE , *TOPOLOGY , *ZERO voltage switching , *CAPACITOR switching , *ALGORITHMS , *REACTIVE power , *CAPACITORS , *PREDICTION models - Abstract
This paper presents a new single-source three-phase seven-level inverter with an inherent three-time voltage boosting capability for medium-voltage applications. The proposed topology is comprised of series connection of two switched-capacitor (SC) networks with an added half-bridge module per phase. Each of such integrated SC networks requires a single capacitor associated with three active power switches. The three-time voltage boosting feature of the proposed topology can reduce the dc-link voltage requirements by 50% in comparison to the traditional neutral point clamped (NPC), flying capacitors, active NPC (ANPC), hybrid clamped ANPC, and cascaded H-bridge topologies, and 75% to advanced ANPC topologies. It can also reduce the number of required switches and capacitors as well as their voltage stresses compared to those state-of-the-art topologies reported in the literature. By integrating “n” number of added SC networks in the proposed seven-level basic topology, the number of output voltage levels can be extended to 2n+3 per phase. A finite control set model predictive control algorithm is also derived to control the converter in both the active and reactive power exchanges modes without distorting the generated grid current quality. The capacitor voltage balancing is inherent in the proposed topology, and thus, there is no need for any additional voltage balancing circuit, which further reduces the control complexity. The performance of the proposed topology and its control algorithm are validated by several measurement results. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF