Search

This paper proposes a capacitor voltage regulation method for the dual converter with a floating bridge for aerospace applications. This topology has previously been reported, but with a constrained voltage utilization factor due to the need for capacitor voltage regulations. In this paper, the effect of switching states on the voltage variation of capacitor is quantitatively modeled and an enhanced space vector modulation scheme with current feedback is proposed to achieve an active control of the floating capacitor voltages. This proposed method also allows further exploitation and utilization of converter voltage. The relationship between the allowed modulation index of dual converter and load power factor is obtained and expressed using a fitted polynomial equation. The advantages of the proposed method include boosted voltage utilization and superior performance in term of capacitor voltage balance. These advantages have been proven through simulation and experimental results on RL loads as well as with an open-end winding induction motor. The proposed modulation scheme can boost the converter voltage utilization by at least 10% while achieving full four-level operation. More importantly, the higher available voltage allows extending the constant torque region of the motor, the further beginning of field weakening operation could be postponed. [ABSTRACT FROM AUTHOR]

A trinary multilevel converter uses a few heterogeneous H-bridge submodules (SMs) to synthesize an output voltage with multiple levels. Two major limitations of this converter are that it needs multiple dc sources and it cannot operate under pulsewidth modulation (PWM). This paper addresses these limitations by adding a low-voltage H-bridge SM to this converter and proposing a new switching algorithm. The resulting PWM-based asymmetric cascaded H-bridge converter uses only one dc source and synthesizes a high-quality output voltage. This improved converter can be a potential choice for real and reactive power support in power system applications. This paper also proposes methods for stability analysis and design of this converter. Experimental case studies evaluate the performance of the proposed converter for both standalone and grid-connected modes of operation. [ABSTRACT FROM AUTHOR]

In this paper, a new structure for symmetric and cascade multilevel converter is presented. This structure requires the least power electronic components, gate driver circuits, power diode, and dc voltage source. The number of output levels is high. Reduction of the number of power electronic switches against voltage levels is an important factor in multilevel converters due to safety in switches, circuit size, cost, installation area, and complexity in control. To maximize the number of output level in the proposed optimized structure in order to attain different goals, such as reduction of stress on switches, the result of comparing the proposed structure and other structures present. The proposed method is robust against the switching faults in multilevel converter for dc source and the equipment. The simulation and experimental results presented in this paper show the performance of the proposed method. [ABSTRACT FROM AUTHOR]

The large number of semiconductors typically implemented in multilevel converters generates large stray inductances in their commutation loops. As a consequence, high-voltage overshoots appear in the semiconductors during commutation which may limit the operation of the converter. The paper analyzes these overvoltages in the five-level active neutral-point-clamped (5L­ANPC) converter, one of the most popular five level converters and employed by ABB in its ACS­2000 drive. Experimental results show overvoltages almost three times higher than those corresponding to a two-level converter. In order to overcome this problem, the paper presents a new 5L­ANPC with the same characteristics (number of semiconductors, output waveform, switching frequency, efficiency, etc.), but with smaller overvoltages. This is achieved by adding some small capacitors to the busbar that behave like lossless snubbers but with a much simpler implementation. The experimental results illustrate the working principle of these capacitors and demonstrate the reduction of the overvoltages. As a result, the new converter can reach a higher output current or speed-up the commutations reducing, therefore, the losses and increasing the efficiency compared with the previous 5L­ANPC. [ABSTRACT FROM AUTHOR]

In this paper, a new multi-input multi-output (MIMO) dc–dc converter with high step-up capability is proposed for wide power ranges. Also, in order to increase each output voltage, diode–capacitor voltage multiplier (VM) stages are utilized in the proposed converter. The number of input stages, output stages, and VM stages are arbitrary and dependent on design conditions. At first, the general structure of proposed MIMO converter is presented. Then, in order to explain the converter operation, we walk through the design of a 1-kW four-input two-output example, including loss and efficiency calculations. We validate the design with a prototype that matches efficiency calculations. [ABSTRACT FROM AUTHOR]

When fast voltage control is used in a power factor control, the ripple of the dc link causes current harmonics. This paper proposes a method to reduce the harmonic content of a fast voltage loop in a power factor correction, which can both produce low distortion during steady-state operation and fast recovery from a load transient. The performance is achieved by using a Takagi–Sugeno-type nonlinear controller for dc-link voltage control. The proposed nonlinear control is compared with linear proportional–integral (PI) control, which is tuned to meet the standardized regulations for the harmonic content in a 3-kW single phase power supply. The results show that the presented nonlinear voltage controller can maintain the dynamic performance of the linear control with reduced current harmonics. It is also shown that the used nonlinear control method requires only marginally more complex control algorithm compared to commonly used linear PI control. [ABSTRACT FROM AUTHOR]

This paper presents a new reconfiguration module for asymmetrical multilevel inverters in which the capacitors are used as the dc links to create the levels for staircase waveforms. This configuration of the multilevel converter makes a reduction in dc sources. On the other hand, it is possible to generate 13 levels with lower dc sources. The proposed module of the multilevel inverter generates 13 levels with two unequal dc sources (2VDC and 1VDC). It also involves two chargeable capacitors and 14 semiconductor switches. The capacitors are self-charging without any extra circuit. The lower number of components makes it desirable to be used in wide range of applications. The module is schematized as two back-to-back T-type inverters and some other switches around it. Also, it can be connected as a cascade modular which leads to a modular topology with more voltage levels at higher voltages. The proposed module makes the inherent creation of the negative voltage levels without any additional circuit (such as H-bridge circuit). Nearest level control switching modulation scheme is applied to achieve high-quality sinusoidal output voltage. Simulations are executed in MATLAB/Simulink and a prototype is implemented in the power electronics laboratory in which the simulation and experimental results show a good performance. [ABSTRACT FROM AUTHOR]

In this paper, an input-series flyback converter with the coupled-inductor-based passive snubber is proposed, where the input-series converter is based on transformer integration, and the passive snubber is composed of inductors, capacitors, and diodes. The inductors of the snubber in various series modules are made on a common magnetic core, and the coupled-inductor scheme is adopted. With the help of the coupled inductor, active input voltage sharing of the input-series converter can also be achieved after the switches are turned off, and voltage sharing of the switch in each series module can be ensured, which overcome the shortcomings of the existing input-series flyback converter. Active voltage sharing processes caused by the coupled inductor are analyzed in detail. Furthermore, the design guideline of the passive snubber is discussed. Finally, the experimental study has been done on a 1500 Vdc/60 W laboratory-made prototype composed of three flyback series modules, and the feasibility of the proposed method and the theoretical analysis is verified by the experimental results. [ABSTRACT FROM AUTHOR]

In this paper, an expandable single-input three-output high step-up dc–dc boost converter is proposed. The voltage conversion ratio of the output ports of the converter can be increased by inductor-diode-capacitor and diode-capacitor cells. The proposed converter can be applied in renewable energy conversion systems, such as in photovoltaic and fuel cells. Also, due to the three output ports of the converter, it can be utilized in portable devices which require high voltage conversions. The main advantage of the proposed converter is supplying loads with different voltages and current ranges due to the expandable structure of the converter. Besides, the proposed converter has the merit of achieving high voltage gains at high frequencies without preselecting wide duty cycles. Furthermore, the proposed converter is able to achieve higher voltage ranges without having any transformer or coupled inductors in its structure; consequently, the related drawbacks are avoided. The switching pattern of the converter is simple and both switches are on and off simultaneously. In this study, a single switching period of the proposed converter, the voltage conversion ratios of the output ports and the expanded form of the structure are analyzed theoretically. Finally, to verify the theoretical results, the experimental results for 40-V input/200-V, 100-V and 360-V outputs with total 600-W output power are extracted and compared with each other. [ABSTRACT FROM AUTHOR]

This paper presents a sinusoidal pulsewidth modulation (SPWM) based direct digital control with average-voltage model (AVM) and division–summation process for paralleled three-phase three-wire (3φ3W) grid-connected converters to reduce circulating currents. With the direct digital control, plant of each single-phase converter can be derived directly, and a controller is then designed to cover the variation effects of filter inductance and grid voltage. Based on SPWM and AVM over a switching cycle, each 3φ3W converter can be decomposed into three single-phase converters and each converter is controlled individually to track its sinusoidal reference current tightly, reducing circulating currents significantly. Equal current sharing is therefore also achieved. The control laws for achieving grid connection are derived in detail. In the design and implementation, the inductances corresponding to various inductor currents are measured offline and stored in the controller for scheduling loop gain cycle by cycle. Experimental and simulated results from a three-converter system confirm the analysis and discussion of the proposed control approaches. [ABSTRACT FROM AUTHOR]

Filters for switching ripple attenuation are essential at the input, and sometimes at the output for certain applications, for the deployment of matrix converters (MCs). Due to the absence of inertial elements in the MC structure and the consequent tight input–output coupling, the filter parameters significantly affect its dynamic behavior. This paper presents an exhaustive filter design method for synchronous applications of the MC in power systems. Apart from the usual considerations of ripple attenuation, voltage regulation, reactive current loading, and internal losses, this paper also addresses additional constraints which may be imposed by requirements of dynamic performance and reliable commutation. Rigorous analytical justification of each design step is provided and the sequential design process is summarized. Relevant experimental results are presented to validate the proposed design tool. [ABSTRACT FROM PUBLISHER]

Due to the relatively low output voltage of photovoltaic (PV) source, a high step-up converter with high efficiency is needed when the PV source is connected to the power grid. A novel high step-up converter based on two switched capacitors and a coupled inductor is proposed in this paper. The operating principle is analyzed and the voltage gain is derived. A 100-W prototype is fabricated in the laboratory to verify the theoretical analysis, and the highest efficiency is 96.4%. [ABSTRACT FROM PUBLISHER]

Many different topologies based on the multilevel converter approach have been presented in the last decades. In order to obtain improved output waveforms, several modulation techniques have been developed for such converters. Some of those modulation schemes can be directly applied to almost any multilevel converter, while others require significant adaptation in order to be implemented in certain specific converters. This paper presents the implementation of a phase-disposition level-shifted pulsewidth modulation to the recently introduced hybrid multicell converter (HMC). The HMC uses a flying capacitor module on each cell to generate a positive variable dc-link voltage. The variable dc link is inverted at fundamental switching frequency by an H-bridge to generate the cell output voltage. It is desirable to use PD-PWM for its well-known high-performance waveforms. In this paper, a state-machine decoder is developed to balance the floating capacitor voltages and to equalize the supplied power for the series-connected cells of the HMC when using a PD-PWM pattern. Experimental results obtained from a 10-kW prototype are presented, confirming the good-quality waveforms of the HMC modulated with PD-PWM and the adequate balance of all floating capacitors. [ABSTRACT FROM PUBLISHER]

A new approach for modulation of an 11-level cascade multilevel inverter using selective harmonic elimination is presented in this paper. The dc sources feeding the multilevel inverter are considered to be varying in time, and the switching angles are adapted to the dc source variation. This method uses genetic algorithms to obtain switching angles offline for different dc source values. Then, artificial neural networks are used to determine the switching angles that correspond to the real-time values of the dc sources for each phase. This implies that each one of the dc sources of this topology can have different values at any time, but the output fundamental voltage will stay constant and the harmonic content will still meet the specifications. The modulating switching angles are updated at each cycle of the output fundamental voltage. This paper gives details on the method in addition to simulation and experimental results. [ABSTRACT FROM PUBLISHER]

Modular multilevel converter (MMC) is a newly emerging multilevel topology for high-voltage applications during recent years. In this paper, a new MMC is proposed, and the structure and operating principle are analyzed. Owing to the cascaded basic cells without multiwinding transformer, the voltage balancing of floating capacitors must be considered. However, the voltage fluctuation also exists, and theoretical analysis indicates that the amplitude is inversely proportional to the fundamental frequency. This paper has proposed a voltage-fluctuation-suppression method which can reduce the amplitude of the voltage fluctuation in low-frequency region. It can also be used in motor driving with pump/blowerlike load at low frequency and improve the start-up performance significantly. A low-power three-phase five-level prototype is designed and built up to demonstrate the validity of this method. [ABSTRACT FROM PUBLISHER]

This paper presents a new family of hybrid Z-source boost dc–dc converters intended for photovoltaic applications, where the high step-up dc–dc converters are demanded to boost the low-source voltages to a predefined grid voltage. Because the boost capabilities of the traditional Z-source networks are limited, the proposed converters are composed of combine traditional Z-source networks in different ways to enhance the boost abilities of the traditional Z-source networks. The new version of the proposed Z-source converters is termed as hybrid Z-source boost dc–dc converters to satisfy the traditional benefits of Z-source networks with stronger voltage boost abilities which can also be applied to dc–ac, ac–ac, and ac–dc power conversions. The performances of the proposed converters are compared with other Z-source networks behaviors. The simulation and experimental results of the proposed converters are validated at different operating conditions. [ABSTRACT FROM PUBLISHER]

This paper proposes a new power conversion scheme for paralleled server power supplies. The snubber capacitor voltage is utilized for the secondary voltage source, from which bidirectional buck converter provides output power to the load under a very light-load condition. To increase the energy of the secondary voltage source, an additional voltage bus is connected between the snubber capacitors from each power supply. The main advantage of the proposed scheme is that high efficiency can be achieved especially under a very light-load condition because of the low switching and core loss achieved by using the buck converter instead of the conventional structure composed of a primary inverter, an isolation transformer, and a secondary rectifier. Furthermore, the buck converter is integrated into the secondary rectifier circuits, so additional components are minimized. The validity of the proposed converter is confirmed by the experimental results from two 12-V/750-W prototype modules. [ABSTRACT FROM PUBLISHER]

This paper proposes a novel high step-up nonisolated single switch dc–dc converter suitable for regulating dc bus in various microsources especially for photovoltaic (PV) sources. Quadratic boost and switched-capacitor technique are used as primary and secondary circuits, respectively. A coupled inductor is applied to make a connection between them, so a high dc voltage gain is achieved. High efficiency is yield where voltage stress on active switch is alleviated by clamped capacitor; consequently, smaller \rmR\rm{DS(ON)} for power switch is required. On the other hand, input current of the proposed converter is continued, hence stress on the input source is reduced. The operating principles and steady-state analyses are discussed in detail for both continuous and discontinuous conduction modes. Also, the boundary condition is computed. To verify the performance of the proposed converter and theoretical calculations, a 250-W prototype converter is implemented with an input voltage of 24 V and an output voltage of 400 V designed especially for PV sources in continuous conduction mode operation. Finally, simulation results are confirmed by experimental results; maximum efficiency is occurred at 150 W and full-load efficiency is 92.96%. [ABSTRACT FROM AUTHOR]

Compensation of nonlinear effects generated by dead-time and semiconductors voltage drop has been widely studied in the literature about two-level converters. This paper takes a closer look at those analyses for multilevel converters, specifically for a cascaded H-bridge (CHB) converter modulated with phase-shifted pulse width modulation. The interaction between the cells is analyzed for a generic $n$ -cell converter, from which a general expression for the distortion generated by the nonlinearities has been obtained. Based on this expression, a compensation signal for the overall converter is calculated on each sample time, which is a fraction of the triangular carrier used to modulate each cell, thus significantly improving the quality of the output voltage signals. Experimental validation of the proposed compensation method is presented using a three-phase four-cell CHB converter prototype of 5.5 kW. [ABSTRACT FROM AUTHOR]

A new cascade topology for multilevel converter is introduced in this paper which comprises series connection of several submultilevel units. To determine the magnitudes of the dc sources, two new methods are described. The proposed topology is optimized to generate any levels with minimum number of components and peak voltage on switches. The presented topology can be used in high-voltage applications due to using the switches with low voltage rating. To indicate the merits of the proposed structure, comparison studies are provided with other topologies in terms of the number of elements and peak voltage on switches. The comparison results prove that the presented cascade multilevel converter requires fewer components. Moreover, it is shown that the total peak voltage on switches in the proposed topology is less than other structures. Experimental work is presented to demonstrate the performance of the presented multilevel converter. [ABSTRACT FROM PUBLISHER]

In this paper, a novel four-phase interleaved high step-down converter is presented. The proposed converter can provide an extremely high step-down voltage conversion ratio within a moderate duty cycle. There are four main advantages of the proposed converter. First, the blocking capacitors can store energy as usual. Therefore, they are used as voltage sources to reduce the input voltage as well as to reduce the switch voltage stresses. Second, due to the charge balance of the dc blocking capacitors, the converter possesses an automatic uniform current sharing characteristic of the interleaved phases without adopting any extra circuitry. Third, due to the phase shift between the interleaved phases, the architecture provides a low output current ripple. Fourth, the number of phases can be expanded or reduced to any even phases; therefore, the converter has a wide range of applications. Finally, the operating principles and analysis of this architecture are given, and an experimental prototype is also provided to verify the effectiveness of the proposed converter. [ABSTRACT FROM PUBLISHER]

This paper provides a characterizationr analysis for the voltage balance of modular cascaded converter in a medium-voltage direct-current distribution grid. Specifically, voltage stability and traditional auxiliary resistor solution are analyzed from the theoretical level. On this basis, a minimum voltage tracking balance (MVTB) control based on a switched resistor is proposed. The voltage balance during startup and normal locked processes can be adjusted effectively by MVTB control. Moreover, the resistor does not need to absorb power continuously; instead, it is just switched into operation for a while when a difference occurs, and the power loss can be decreased after the system recovers to a steady state. Finally, experimental results verify the effectiveness of the MVTB control. [ABSTRACT FROM PUBLISHER]

Multilevel power electronic converters have gained popularity in high-power applications due to their lower switch voltage stress and modularity. Cascaded H-bridge converters are a promising breed of multilevel converters which generally require several separate dc voltage sources. By utilizing the redundant switching states, it is possible to replace the separate dc voltage sources with capacitors and keep only the one with the highest voltage level. Redundancy in the charge and discharge modes of the capacitors is assumed to be adequate for their voltage regulation. However, the effects of the output current of the converter as well as the time duration of the redundant switching states have been neglected. In this paper, the impacts of the connected load to the cascaded H-bridge converter as well as the switching angles on the voltage regulation of the capacitors are studied. This paper proves that voltage regulation is only attainable in a much limited operating conditions that it was originally reported. In addition, based on the analysis of the converter, a simplified formula is found which can be used to find those modulation indices that regulate the voltage of the capacitor. This formula can be used in harmonic minimization problems while capacitor voltage regulation is ensured. Simulation and laboratory results are provided to confirm the analysis. [ABSTRACT FROM PUBLISHER]

This paper introduces a new magnetically coupled single-switch nonisolated dc–dc converter with a high-voltage gain. The topology utilizes magnetic coupling for boosting its output voltage, but unlike other converters with coupled magnetics, its voltage gain is increased by reducing its magnetic turns ratio. The name “Trans-inverse (Tx−1)” is thus used for representing this inverse operating principle of the converter. The converter draws a continuous current from the source and is, hence, suitable for many types of renewable sources. Its leakage energy from the coupled magnetics has further been recycled and transferred to the load by an integrated regenerative snubber circuit. Its inclusion of dc-current-blocking capacitors has also helped to prevent core saturation, which, together with other performance features, has been verified experimentally. [ABSTRACT FROM PUBLISHER]

In this paper, a cascaded H-Bridge (CHB)-multilevel converter (MC)-based photovoltaic (PV) system with no voltage or current sensors at the dc-side is proposed. Eliminating the dc-side sensors simplifies the hardware, leading to lower cost and higher reliability of the PV system. A novel scheme estimating the capacitors’ voltages from the ac output voltage of the inverter is developed. The scheme allows replacing all dc-side voltage sensors by a single-voltage sensor at the ac-side of the converter. Furthermore, the dc current sensors, conventionally required for the maximum power point tracking (MPPT), are also eliminated. Instead, the outputs from the capacitors’ voltage control systems are utilized for the MPPT. The effectiveness of the proposed dc-side sensorless system is experimentally demonstrated on a 2-kW single-phase seven-level CHB converter-based PV system. [ABSTRACT FROM PUBLISHER]

This paper presents a new dual-switch control structure for an ac/dc noninverting cascaded buck–boost power factor correction converter. The proposed converter operates at a discontinuous capacitor voltage mode providing an inherent high-power factor and a zero voltage turn-off switching. Additionally, the proposed control structure enables for a nondistorted sinusoidal current for a wide range of output voltage levels. Unlike the conventional methods, a mode detector is not required and consequently there is no hard transition between buck and boost modes. Although both converter switches are controlled, only one feedback control loop is required to obtain the desired power flow at a unity power factor. The principle of operation, theoretical analysis, simulation, and experimental results of a 1.6-kW prototype grid-connected converter are presented. The results confirmed the validity of the proposed system under various operating conditions. [ABSTRACT FROM PUBLISHER]

Semiactive quadrupler rectifiers (SAQRs) are proposed in this paper to serve as the secondary rectification circuits, which make the secondary-side voltages to be controllable and help reduce current stress and conduction losses. An interleaved isolated boost converter is developed based on the proposed SAQRs. By utilizing the pulse-width modulation (PWM) plus phase-shift (PPS) control strategy, the primary- and secondary-side voltages are well matched to reduce the current values and circulating conduction losses. With the proposed SAQRs, the voltage gain is extended and the voltage stresses on power devices and passive components used in rectification circuits are reduced to the half of the high output voltage. Hence, the efficiency is improved by using a transformer with a smaller turns ratio and reduced parasitic parameters, and by employing low-voltage rating devices with better switching and conduction performance. With optimal design, lower voltage, and current stresses on the primary-side switches, minimized input current ripple can be realized. Moreover, the zero-voltage turn on switching of the active switches and the zero-current turn off switching of the diodes can be achieved over a wide load and voltage range by the proposed SAQR-based converter and the control strategy. Meanwhile, the higher voltage gain, the lower voltage, and the current stresses on power devices can be obtained with the proposed SAQR-based converter compared with passive quadrupler rectifier-based converter. The feasibility and effectiveness of the proposed SAQRs and the derived converter are verified by a 380-V output prototype. [ABSTRACT FROM PUBLISHER]

A novel complementary phase disposition pulsewidth modulation method for the modular multilevel converter (MMC) with a limited number of submodules is proposed in this paper. Compared with the previous works, more practical issues have been considered, and the corresponding solutions have been provided. First, a new preset PWM signal mapping sequence and an improved virtual loop mapping (VLM) are used in the modulation. This method not only achieves a favorable capacitor voltage balance in the symmetry system but lowers the switching frequency of MMC's devices. Second, to further reduce the switching frequency, the unbalance margin of capacitor voltages is adopted to achieve the switching between the VLM and the selective VLM (SVLM). Moreover, the system robustness has been improved by considering the situation of symmetry losing, like cell fails; in these cases, the capacitor voltages of the upper and lower arms are balanced through the collaboration of the SVLM and the reconfigurable VLM. Finally, the effectiveness of the proposed method has been verified with simulation and experimental studies. [ABSTRACT FROM AUTHOR]

In this paper, a family of three-phase direct pulse-width modulated (PWM) ac–ac converters consisting of buck, boost, and buck–boost converters is proposed. The proposed converters have no commutation problem even if all of the switches are turned on or off simultaneously. They do not use lossy snubbers and do not sense the voltage polarity for commutation, and produce high-quality output voltage waveforms. The proposed converters allow the use of power MOSFETs and fast recovery freewheeling diodes independently. The use of power MOSFETs as active switches and freewheeling diodes with extremely fast recovery features lower the switching losses and enable us to reduce the volume of passive components by increasing switching frequency. The input (or output) filter inductor experiences twice of the converter switching frequency and thus can be designed with minimum size. To increase power density of the proposed converters, a three-phase three-limb coupled inductor is proposed. Three-phase coupled inductor integrates three separate coupled inductors of the proposed converters in one three-limb core. In comparison with separate coupled inductors, the three-phase coupled inductor has a smaller size with large current-handling capability. Experimental results obtained for the boost-type converter show the robustness of the proposed three-phase ac–ac converters. [ABSTRACT FROM AUTHOR]

This paper proposes a hybrid modulation strategy for asymmetrical cascaded multilevel converters operating under normal and faulty conditions on power cells. The proposed algorithm explores the advantages of both space vector (SV) and carrier-based modulation approaches. An SV is used for higher voltage cells to properly choose their voltage vectors in a way such as to avoid converter saturation, particularly under fault conditions. A generic algorithm to identify the domains of higher voltage vectors in which a reference lies, without the need for separation lines, is proposed. Then, to simplify the implementation of the algorithm, carrier-based modulation is employed for lower voltage cells, which switch with pulsewidth modulation. This suppresses the need for defining multiple switching sequences for different operational conditions, and it avoids converter saturation as much as possible, particularly under fault conditions on power cells. Simulation and experimental results for normal and faulty operational conditions are given, validating the theoretical analysis and demonstrating the good performance of the proposed hybrid modulation approach. [ABSTRACT FROM AUTHOR]

In this paper, a new cascaded multilevel inverter is proposed. For the proposed inverter, two different algorithms to determine the magnitude of the dc voltage sources are proposed. Then, in order to generate maximum numbers of output voltage levels by using a constant number of power switches and/or dc voltage sources, several optimum structures of the proposed inverter are obtained. In comparison with the conventional cascaded multilevel inverters, the proposed inverter is able to generate a high number of output voltage levels by using a lower number of power electronic devices such as power switches, driver circuits, power diodes, and dc voltage sources. In addition, the low amount of blocked voltage by switches is another advantage of the proposed inverter. The accuracy performance of the proposed inverter in generating the positive and negative voltage levels is verified through the experimental results on a 61-level inverter. [ABSTRACT FROM PUBLISHER]

In this paper, a new single-phase cascaded multilevel inverter is proposed. This inverter is comprised of a series connection of the proposed basic unit and is able to only generate positive levels at the output. Therefore, an H-bridge is added to the proposed inverter. This inverter is called the developed cascaded multilevel inverter. In order to generate all voltage levels (even and odd) at the output, four different algorithms are proposed to determine the magnitude of dc voltage sources. Reduction in the number of power switches, driver circuits, and dc voltage sources is the advantage of the developed single-phase cascaded multilevel inverter. As a result, the installation space and cost of the inverter are reduced. These features are obtained by the comparison of the conventional cascaded multilevel inverters with the proposed cascaded topology. The ability of the proposed inverter to generate all voltage levels (even and odd) is reconfirmed by using the experimental results of a 15-level inverter. [ABSTRACT FROM PUBLISHER]

This paper proposes a voltage balancing method for a flying capacitor multilevel converter based on the phase-disposition sinusoidal pulsewidth modulation (PD-SPWM). This voltage balancing method uses redundant switching states, which are determined by the minimization of a cost function. The implementation of the PD-SPWM using standard triangular carriers leads to additional switching events that are due to the transitions within the same voltage level, thus increasing the switching frequency of the power devices. Such drawback can be avoided by using sawtooth carrier waveforms. Another characteristic of the proposed voltage balancing method is that it does not require the tuning of parameters to achieve optimal performance. Simulation and experimental results confirm the robustness of the proposed method operating with different loads and transient conditions. [ABSTRACT FROM PUBLISHER]

In this paper, novel topologies for symmetric, asymmetric, and cascade switched-diode multilevel converter are proposed, which can produce many levels with minimum number of power electronic switches, gate driver circuits, power diodes, and dc voltage sources. The number of required power electronic switches against required voltage levels is a very important factor in designing of multilevel converter, because switches define the reliability, circuit size, cost, installation area, and control complexity. For asymmetric and cascade converter, new algorithms for determination of dc voltage sources values are presented. To produce maximum number of levels at the output voltage, the proposed cascade topology is optimized for different goals, such as the minimization of the number of power electronic switches, gate driver circuits, power diodes, dc voltage sources, and blocking voltage on switches. Comparison of the results of various multilevel converters will be investigated to reflect the merits of the presented topologies. The operations of the proposed multilevel converters have been analyzed with the experimental and simulation results for different topologies. Verification of the analytical results is done using MATLAB simulation. [ABSTRACT FROM PUBLISHER]

The five-level active neutral-point (NP)-clamped (ANPC) converter is a newly emerging topology which can overcome the drawbacks of traditional NP-clamped and flying-capacitor multilevel converters. This paper presents a comprehensive theoretical analysis of the NP potential balancing issue and demonstrates that the NP potential can be naturally balanced under ideal and steady conditions. An NP potential balancing method based on zero-sequence voltage injection is presented. By calculating the average NP currents of all key zero-sequence voltages, the most appropriate zero-sequence voltage is selected to generate the demanded NP current, which can also limit the switching frequency of the series-connected insulated-gate bipolar transistors to the fundamental frequency. A three-phase five-level ANPC inverter prototype is built up, and both steady and dynamic experimental results are presented to verify the validity of this method. [ABSTRACT FROM PUBLISHER]

This paper introduces a novel three-level voltage-source converter (VSC) as an alternative to known three-level topologies, including the conventional neutral-point-clamped converter (NPCC), many T-type VSCs, and active NPCC. It is shown that, operating in the low converter dc-link voltage range, this new solution not only can achieve higher efficiency than many typical three-level structures but also can overcome their drawback of asymmetrical semiconductor loss distribution for some operating conditions. Therefore, a remarkable increase of the converter output power capability and/or system reliability can be accomplished. The switching states and commutations of the converter, named here as hybrid NPCC (H-NPCC), are analyzed, and a loss-balancing scheme is introduced. Five- and seven-level H-NPCC topologies with loss-balancing features are also presented. Finally, a semiconductor-area-based comparison is used to further evaluate many three-level VSC systems. Interestingly, the total chip area of the proposed H-NPCC is already the lowest for low switching frequencies. [ABSTRACT FROM PUBLISHER]

Equivalent series resistance (ESR) of output capacitor has a significant effect on the control performance of constant on-time (COT) controlled switching dc-dc converters. In this paper, a discrete-time model of COT-controlled buck converter, with variable sampling frequency, is established. Based upon which, the dynamical effects of the ESR of output capacitor on COT-controlled buck converter are revealed and analyzed. The time-domain numerical simulations of the exact switched state equations, the bifurcation diagrams, and maximal Lyapunov exponents of the discrete-time model are obtained. These results verified by experimental circuit indicate that the ESR of output capacitor is a critical factor for COT-controlled buck converter, which can eliminate the unique pulse bursting phenomenon and shift operation mode from discontinuous conduction mode to continuous conduction mode, as well as control stability. [ABSTRACT FROM PUBLISHER]

Multilevel converters have received increased interest recently as a result of their ability to generate high quality output waveforms with a low switching frequency. This makes them very attractive for high-power applications. A cascaded H-bridge converter (CHB) is a multilevel topology which is formed from the series connection of H-bridge cells. Optimized pulse width modulation techniques such as selective harmonic elimination or selective harmonic mitigation (SHM-PWM) are capable of preprogramming the harmonic profile of the output waveform over a range of modulation indices. Such modulation methods may, however, not perform optimally if the dc links of the CHB are not balanced. This paper presents a new SHM-PWM control strategy which is capable of meeting grid codes even under nonequal dc link voltages. The method is based on the interpolation of different sets of angles obtained for specific situations of imbalance. Both simulation and experimental results are presented to validate the proposed control method. [ABSTRACT FROM PUBLISHER]

Improved pulse regulation (IPR) control, a novel control technique for switching dc–dc converters, is proposed and studied in this paper. According to the output voltage and load current of the switching dc–dc converter, IPR control technique achieves output voltage regulation by generating control pulse train made up of some preset control pulses with different duty ratios. IPR control needs only comparators, triggers, and some simple logic devices, without error amplifier and the corresponding compensation circuit of pulse width modulation control scheme, thus IPR control scheme is easy to realize, benefits with excellent transient performance and stability. The principle and operation of IPR control scheme are introduced and illustrated with buck converter operating in discontinuous conduction mode as an example. Simulation and experimental results are presented to show that IPR-controlled converter has much lower output voltage ripple and more accurate output voltage regulation than PR converter. [ABSTRACT FROM PUBLISHER]

In this paper, a new family of zero-voltage-transition bidirectional converters using coupled inductors is introduced. By applying two auxiliary switches and coupled inductors, soft-switching condition is achieved for all semiconductor elements regardless of the power flow direction. Moreover, the presence of coupled inductors provides significant reduction in the converter volume, since all the converter inductors are implemented on a single core. Also, all semiconductor elements benefit from soft-switching condition in full duty cycle range, and thus, high efficiency is achieved for full line voltage range. No extra voltage and current stresses on the main switches and the ease of control are the other properties of the proposed converters. The proposed bidirectional buck and boost converter is fully analyzed for both buck and boost operating modes. The validity of the theoretical analysis is justified using the experimental results of a 240-W 50–100-V prototype converter. [ABSTRACT FROM PUBLISHER]

This paper proposes an energy regeneration circuit for three-phase voltage-fed inverters using a modified Undeland snubber. The proposed system uses a quasi-square-wave zero voltage switching dc–dc auxiliary converter to regenerate the energy from snubber capacitor to the dc bus. The regenerative circuit uses a single active switch, and it operates independently of the three-phase inverter. Operation stages, theoretical waveforms, and a design methodology are presented. Experimental results based on a 4.5-kVA three-phase inverter prototype are included to validate the proposed topology. [ABSTRACT FROM PUBLISHER]

This paper presents a flyback switch-mode rectifier (SMR) with spread harmonic spectrum. The SMR switching control is conducted by a charge-regulated pulsewidth modulation (PWM) scheme with constant turn-on period. The inherently stable discontinuous conduction mode operation is preserved to yield good line drawn power quality. In voltage loop, a quantitatively designed PI feedback controller is augmented with a robust error cancellation control scheme. Further improved dc output voltage regulation and input power quality performances are achieved under varied operating conditions. In spread harmonic spectrum control, the harmonic spectral properties of the developed flyback SMR are first analyzed. Then, the dedicated random switching scheme is developed to let its switch current harmonic spectrum be dispersedly distributed. In the proposed random switching scheme, the PWM turn-off period is modulated using 1-b binary sequence, pseudo random binary sequence, and 4-b binary sequences. Under randomized harmonic spectrum, the SMR control performances are not sacrificed. [ABSTRACT FROM PUBLISHER]

Multilevel cascaded H-bridge converters have found industrial application in the medium-voltage high-power range. In this paper, a generalized modulation technique for this type of converter based on a multidimensional control region is presented. Using the multidimensional control region, it is shown that all previous modulation techniques are particularized versions of the proposed method. Several possible solutions to develop a specific implementation of the modulation method are addressed in order to show the potential possibilities and the flexibility of the proposed technique. In addition, a feedforward version of this technique is also introduced to determine the switching sequence and the switching times, avoiding low harmonic distortion with unbalanced dc voltages. Experimental results are shown in order to validate the proposed concepts. [ABSTRACT FROM AUTHOR]

A multilevel multiphase space vector pulsewidth modulation (SVPWM) algorithm has been introduced recently, in which the reference is separated into an integer part and a fractional part. The fractional part is, in essence, a two-level multiphase space vector algorithm. This paper shows that, with appropriate adaptations, the fractional part of the general space vector multilevel multiphase PWM can be applied as a stand-alone PWM method in conjunction with two-level voltage-source converters with any number of phases. Simulation results of the five- and six-phase cases are shown, and the new algorithm is compared with another recent multifrequency SVPWM algorithm, which follows the standard approach of selecting the switching vectors and calculating their application times using dq planes. The experimental verification is provided using a five-phase two-motor series-connected induction motor drive, supplied from a custom-designed five-phase voltage-source inverter. [ABSTRACT FROM AUTHOR]

This paper proposes a method to obtain the rotor position of switched reluctance motors (SRMs) by means of voltage measurements. It is shown that the combination of a motor and a power-electronic converter defines a resonant circuit, comprising the motor phase inductances and the parasitic capacitance of converter switches, power cables, and motor phase windings. For salient machines, in general, the associated resonance frequency of the circuit depends on the rotor position. In the position-estimation method, an initial voltage distribution is imposed over the impedances of the resonant circuit after which the circuit is let to oscillate freely. During this phase of free oscillation, the induced voltage over a phase winding exhibits a damped oscillatory behavior, from which position information can be retrieved. An overview is given of the different possibilities to trigger the voltage resonance. It is shown that the proposed position-estimation method has favorable characteristics such as measurement of large-amplitude voltages, robustness against temperature deviations of motor and power semiconductors, very high update rates for the estimated position, and absence of sound and disturbance torque. Experimental results are given for a sensorless commutation scheme of an SRM under small load. [ABSTRACT FROM AUTHOR]