Search

This article presents a technique to suppress noise in switched-capacitor (SC) radio frequency (RF) receivers (RXs). In the proposed technique, the sampling capacitor of a typical SC-RX is realized using a MOS capacitor. Furthermore, the same sampling MOS capacitor is switched between the inversion and depletion regions to act as a discrete-time parametric amplifier for downconverted signals. Due to the voltage gain at the front end, the noise of successive stages in the receiver chain is suppressed. Analytical expressions for the conversion gain, input impedance, and noise figure (NF) of the gain-boosted SC receiver are derived and verified through simulations. A prototype SC receiver is implemented in a CMOS 180-nm technology. In measurements, the receiver achieved 41-dB conversion gain and 3.1-dB NF over the tuning range of 0.2-to-0.95 GHz. The reduction in NF due to the parametric gain boost is >10 dB. [ABSTRACT FROM AUTHOR]

This paper presents a frequency-agile in-band full-duplex (FD) receiver based on a switched-capacitor continuous-mode vector modulator (VM). The passive VM presented in this paper provides simultaneous downmixing, attenuation, and phase shifting and is used to generate a baseband canceler signal for self-interference (SI) cancelation. A prototype FD receiver is implemented in CMOS 130 nm technology. The receiver is tunable from 0.1 to 0.95 GHz. In FD mode at 900 MHz, the receiver has an effective input-referred third-order intercept power (IIP3) of +7 dBm, SI-to-noise-and-distortion-ratio (SINDR) of ≈ +65.3 dB at −27.5 dBm SI in 15 MHz bandwidth, and noise figure (NF) degradation of less than 1 dB. [ABSTRACT FROM AUTHOR]