1. Modeling single-event upsets in 65-nm silicon-on-insulator semiconductor devices
- Author
-
KleinOsowski, A.J., Oldiges, Phil, Williams, Richard Q., and Solomon, Paul M.
- Subjects
Computer-generated environments -- Research ,Computer simulation -- Research ,Metal oxide semiconductor field effect transistors -- Research ,Silicon-on-isolator -- Research ,Business ,Electronics ,Electronics and electrical industries - Abstract
This paper describes a technique for modeling single-event upsets due to ionizing radiation in a partially depleted silicon-on-insulator (SOI) MOSFET device. Two current pulses are used, one connected between the drain and body of the device, and the other connected between the body and source of the device. The physical representation of these two current sources is described in detail. Circuit modeling is verified against drift-diffusion field solver modeling and hardware experiments. The effects of manufacturing variation and operating condition variation on the qCrit of circuit storage elements are explored. Index Terms--Alpha particle, modeling, radiation event, single-event upset, soft error.
- Published
- 2006