Search

This paper presents a voltage regulator topology, implemented using low-voltage devices, for converting high input voltage (>4.5 V) to low output voltages with fine-grain control (0.3 to 1 V). The topology merges a Dickson's switched-capacitor stage with a current-mode inductive buck stage, and optimizes the frequency of operations to reduce the overall passive size. The proposed two-stage hybrid regulator, designed in 130-nm standard digital process, operates from 4.8 to 6 V at input and regulates output voltage as low as 0.3 V with a maximum output power of 90 mW and a peak efficiency of 69%. [ABSTRACT FROM PUBLISHER]

This paper proposes a new five-level voltage source inverter for medium-voltage high-power applications. The proposed inverter is based on the upgrade of a four-level nested neutral-point clamped converter. This inverter can operate over a wide range of voltages without the need for connecting power semiconductor in series, has high-quality output voltage and fewer components compared to other classic five-level topologies. The features and operation of the proposed converter are studied and a simple sinusoidal PWM scheme is developed to control and balance the flying capacitors to their desired values. The performance of the proposed converter is evaluated by simulation and experimental results. [ABSTRACT FROM PUBLISHER]

The purpose of neutral-point voltage balancing algorithms in the three-level neutral-point clamped (3L-NPC) topology is to eliminate the voltage unbalance of top- and bottom-side dc-link voltages (neutral-point voltage). These algorithms are divided into dc unbalance and ac unbalance compensation methods. The dc unbalance causes distortion of output currents; therefore, this problem has to be solved. The ac unbalance implies that there is an ac ripple in the top- and bottom-side dc-link voltages. In applications using 3L-NPC topology, a large dc-link capacitor value is required to mitigate this ac unbalance problem. As a result, the size and the cost of applications become large and expensive. In this paper, a compensation method for mitigating the ac unbalance of the neutral-point voltage is proposed, which causes the dc-link capacitor value to be small, when a carrier-based pulse width modulation method is applied. The proposed method compensates the ac unbalance of the neutral-point voltage by adding an optimal compensation value to the reference duty signals. This compensation value is calculated simply by currents and reference duty signals. The calculation process of the optimal compensation value is discussed, and the effectiveness of the proposed method is verified with simulations and experiments. [ABSTRACT FROM PUBLISHER]

This paper proposes and evaluates an active voltage-balancing method for stacked multicell converters (SMCs) using phase-shifted pulse width modulation. The method is easy to implement and can be applied to SMCs with any number of levels. The proposed method balances the voltages of the capacitors by modifying the duty cycle of each switch of the SMC using a proportional controller. The direction of the output current and the crossed effect among the duty cycles of the switches is considered and used to improve capacitor voltage balance. The performance of the proposed voltage-balancing method is verified experimentally for different loads, such as linear and nonlinear loads, and under transient conditions. [ABSTRACT FROM PUBLISHER]

A capacitor voltage-balancing method for a nested neutral point clamped (NNPC) inverter is proposed in this paper. The NNPC inverter is a newly developed four-level voltage-source inverter for medium-voltage applications with properties such as operating over a wide range of voltages (2.4–7.2 kV) without the need for connecting power semiconductor in series and high-quality output voltage. The NNPC topology has two flying capacitors in each leg. In order to ensure that the inverter can operate normally and all switching devices share identical voltage stress, the voltage across each capacitor should be controlled and maintained at one-third of dc bus voltage. The proposed capacitor voltage-balancing method takes advantage of redundancy in phase switching states to control and balance flying capacitor voltages. Simple and effective logic tables are developed for the balancing control. The proposed method is easy to implement and needs very few computations. Moreover, the method is suitable for and easy to integrate with different pulse width modulation schemes. The effectiveness and feasibility of the proposed method is verified by simulation and experiment. [ABSTRACT FROM PUBLISHER]

The modular multilevel converter (MMC) has several submodules in cascade. To control the submodule capacitors voltage, a new generalized dynamic voltage balancing algorithm along with a simple pulse width modulator structure is proposed in this paper. With proposed pulse width modulator structure, the dynamic voltage balancing algorithm can be easily implemented with any type of carrier based pulse width modulation (including level-shifted and phase-shifted pulse width modulation) scheme without any modifications. This method does not require the sorting technique for selection of submodule capacitors voltage. The performance of the proposed voltage balancing algorithm is presented for MMC with three-level flying capacitor submodules (MMC-3L-FC). The proposed method is also applicable to the conventional two-level half bridge submodules as well. The effectiveness of the proposed voltage balancing algorithm is verified with the phase-shifted carrier-based pulse with modulation scheme. The results obtained from the MATLAB/SIMULINK simulations on 6-kV/ 2.5-MW system and the dSPACE DS1103-based laboratory prototype of 208-V/3-kVA MMC-3L-FC system are in close relationship, and thus, the proposed methodology is validated. [ABSTRACT FROM AUTHOR]

This paper presents a shunt power compensator based on the interconnection of three-phase two-level converters, and its comparison with two-level- and multilevel-based topologies. The shunt power compensator based on interconnected three-phase converter (ITC) is compared with compensators based on the two-level converter, three-level neutral-point clamped converter, and five-level modular multilevel converter. The comparisons were done in terms of components ratings, harmonic distortion, and semiconductor losses. Control strategies suitable to control the compensator and circulating currents, as well as the three-dc-link voltages are presented. The PWM strategy to generate the control reference voltages of the converter command is designed. Simulation and experimental results are presented. [ABSTRACT FROM AUTHOR]

This paper proposes a resonant dual-active bridge (DAB) converter, which uses a tuned capacitor–inductor–capacitor network. In comparison to the conventional DABs, the proposed topology significantly reduces the bridge currents, lowering both conduction and switching losses and improving the bridge power factors. A mathematical model, which predicts the behavior of the proposed system, is presented to show that both the magnitude and direction of the power flow can be controlled through either relative phase angle or pulse width modulation of voltages produced by the bridges. The viability of the proposed concept is verified through simulation. Experimental results of a 4- kW prototype converter, which has an efficiency of 95% at rated power, are also presented with discussions to demonstrate the improved performance of this topology. [ABSTRACT FROM AUTHOR]

A family of “Two-Switch Boosting Switched-Capacitor Converters (TBSC)” is introduced, which distinguishes itself from the prior arts by symmetrically interleaved operation, reduced output ripple, low yet even voltage stress on components, and systematic expandability. Along with the topologies, a modeling method is formulated, which provokes the converter regulation method through duty cycle and frequency adjustment. In addition, the paper also provides guidance for circuit components and parameter selection. A 1-kW 3X TBSC was built to demonstrate the converter feasibility, regulation capability via duty cycle and frequency, which achieved a peak efficiency of 97.5% at the rated power. [ABSTRACT FROM AUTHOR]

Single-phase power conversion such as pulse width modulation rectifier, grid connected PV inverter system, static synchronous compensator all can be implemented by an H-bridge inverter and a large electrolytic dc capacitor to absorb the ripple power pulsating at twice the line frequency (2ω ripple power). This paper proposed a dc capacitor-less inverter for H-bridge with minimum voltage and current stress. By adding another phase leg to control an ac capacitor, the 2ω ripple power can be absorbed by the capacitor and theoretically 2ω ripples to the dc capacitor can be eliminated completely. The H-bridge and the addition phase leg can be analyzed together as an unbalanced three phase system. By adopting space-vector pulse width modulation control and choosing the optimum ac capacitance and the voltage reference, the voltage and current stress of the switches can be minimized to the same as the conventional H-bridge. The size of capacitor is reduced by ten times compared to the conventional H-bridge system. Simulation and experimental results are shown to prove the effectiveness of the proposed dc capacitor-less inverter and active power decoupling method. [ABSTRACT FROM AUTHOR]

Three-level PWM dc-dc converters convert high dc voltage (>500 V) generally at the output of a three-phase ac-dc PWM rectifier in ac-dc converters to an isolated dc output voltage which can be used to power data center loads. Strict efficiency requirements at loads from 20% to 50% of full load of ac-dc converters for telecom applications have been introduced by energy star enforcing industries to improve efficiency of the dc-dc converter in an ac-dc converter powering data-center loads at those loads. High-efficiency requirements at low and mid loads in high switching frequency PWM dc-dc three-level converters implemented with MOSFETs can be achieved by reducing switching losses through optimized load adaptive ZVS for the entire load range. In this paper, a simple yet novel load adaptive ZVS auxiliary circuit for three-level converter is proposed for so that the resulting three-phase ac-dc converter can meet energy star platinum efficiency standard. The operation of the proposed dc-dc converter is described, analyzed, and validated by experimental results from an industrial prototype of a three-phase ac-dc converter comprising of a front-end three-phase boost PWM rectifier followed by the proposed converter. [ABSTRACT FROM AUTHOR]

The modular multilevel converter (MMC) is emerging to be a promising approach for medium- and high-voltage applications. This paper proposes a modified nearest level modulation (NLM) method for the MMC, with which the level number of ac output voltage increases to 2N + 1 (where N is the submodule numbers per arm) as great as that of the carrier-phase-shifted PWM and the improved submodule unified PWM methods. The level number is almost doubled and the height of the step in the step wave is halved. Therefore, the ac output voltage waveform quality using the proposed method is better than that using the conventional NLM method. Besides, the proposed method keeps the conventional NLM method's characteristics such as low switching frequency and simple implementation. The performance of the proposed method is verified by simulations and experiments using a laboratory-scale prototype. [ABSTRACT FROM AUTHOR]

This paper proposes a voltage balancing method for flying capacitor multilevel converters based on phase-disposition pulse width modulation (PD-PWM) using optimal transitions between converter switching states. The optimal transitions between converter switching states are possible due to the converter states' redundancy and are decided with the continuous evaluation and minimization of a cost function. Simulation and experimental results verify the robustness of the proposed voltage balancing method against different load conditions. A significant reduction of the average switching frequency is achieved, when compared to the use of the optimal state voltage balancing method, where the optimal states are decided independently for each voltage level ignoring how transitions impact on the converter switching frequency. Moreover, the line-to-line output voltages are compared with the ones obtained with other modulation techniques in terms of total harmonic distortion values, and PD-PWM with the proposed voltage balancing method produces the best results. [ABSTRACT FROM AUTHOR]

Five-level active neutral-point clamped (5L-ANPC) converter is an attractive topology for high-power medium-voltage motor drives. This paper presents a capacitor voltage-balancing method for the 5L-ANPC converter, including the voltage balancing of dc-link capacitors and flying capacitors. In order to ensure that the series-connected or high-voltage switches of the 5L-ANPC converter are operated at fundamental frequency and the other switches are operated at a constant switching frequency, phase-shifted pulse width modulation is used to control this converter. The relationship between the average neutral-point current and zero-sequence voltage is investigated, and an optimum zero-sequence voltage is calculated to regulate the neutral-point potential. The voltage across the flying capacitor is also regulated by adjusting the switching duty cycles of two PWM signals, which varies the operation time of redundant switching states in each switching period. Simulation and experimental results are presented to verify the validity of this method. [ABSTRACT FROM AUTHOR]

This paper investigates a novel pulse width modulation (PWM) scheme for two-phase interleaved boost converter with voltage multiplier for fuel cell power system by combining alternating phase shift (APS) control and traditional interleaving PWM control. The APS control is used to reduce the voltage stress on switches in light load while the traditional interleaving control is used to keep better performance in heavy load. The boundary condition for swapping between APS and traditional interleaving PWM control is derived. Based on the aforementioned analysis, a full power range control combining APS and traditional interleaving control is proposed. Loss breakdown analysis is also given to explore the efficiency of the converter. Finally, it is verified by experimental results. [ABSTRACT FROM AUTHOR]

The modular multilevel converter (MMC) is attractive for medium- and high-power applications because of its high modularity, availability, and power quality. In this paper, the current ripple on the dc link of the three-phase MMC derived from the phase-shifted carrier-based pulse-width modulation scheme is analyzed. A control strategy is proposed for the current ripple elimination. Through the regulation of the phase-shifted angles of the carrier waves in the three phases of the MMC, the current ripple on the dc link of the three-phase MMC can be effectively eliminated. Simulations and experimental studies of the MMC were conducted, and the results confirm the effectiveness of the proposed current ripple elimination control. [ABSTRACT FROM AUTHOR]

The modular multilevel converter (MMC) has been a subject of increasing importance for medium/high-power energy conversion systems. Over the past few years, significant research has been done to address the technical challenges associated with the operation and control of the MMC. In this paper, a general overview of the basics of operation of the MMC along with its control challenges are discussed, and a review of state-of-the-art control strategies and trends is presented. Finally, the applications of the MMC and their challenges are highlighted. [ABSTRACT FROM AUTHOR]

This paper evaluates two different concepts for the control of the modular multilevel converter (MMC). Generally aiming at medium voltage applications, the considered MMC topology has a low number of submodules, and a pulse-width modulation (PWM) scheme is applied. A model predictive control (MPC) algorithm is developed and experimentally compared to a cascaded control scheme based on conventional PI controllers, which has been proposed by Hagiwara and Akagi. Steady-state and dynamic system performance as well as computational power requirements are discussed. The basis for the comparison is a scaled converter test bench operating from 560-V dc voltage. [ABSTRACT FROM AUTHOR]

This paper presents a novel modulation and capacitor voltage control method for the modular multilevel converter (MMC) allowing the fixed switching frequency of 50 Hz. In the proposed modulation method, the switching angles are calculated through a new approach with reference to the nearest voltage level control. And then, every four pulse patterns are grouped together for averaging the dc and fundamental ac components in the output voltage of individual submodules. Accordingly, the absorbed power of each submodule could be self-balanced during few line periods simply by periodically swapping the pulse patterns. Moreover, the different power losses or different initial energy states of the submodules may also cause the dc capacitor voltage deviation although the absorbed power is equally distributed. Therefore, a closed-loop-based method of exchanging the leading or falling edges of pulse patterns is developed for dc capacitor voltage control. Simulation results show that the MMC circuit together with the proposed method functions very well in both rectifier and inverter modes. Experimental results on a single-phase MMC-based inverter with four submodules in one arm show the validity of the proposed method. [ABSTRACT FROM AUTHOR]

Modular multilevel converter (MMC) has become one of the most promising converter topologies for future high-power applications. A challenging issue of the MMC is the voltage balancing among arm capacitors. A good overall control system is also vital for the MMC, which should be based on sound mathematical model, readily adaptable for different applications, and capable of high performance. This paper presents a general control structure for MMC inverters, which is suitable for both voltage-based and energy-based control methods, and includes voltage balancing between the upper and lower arms. A new method for voltage balancing among arm capacitors, which is based on an improved pulse-width modulation, is also presented. The proposed method avoids some major disadvantages found in present voltage balancing methods, such as dependence on computation-intensive voltage sorting algorithms, extra switching actions, interference with output voltage, etc. Furthermore, all switching actions are evenly distributed among power devices. The proposed control system as a whole can serve as a promising solution for practical applications, especially when the number of submodules is fairly high. Simulation and experimental results verify the effectiveness of the proposed methods. [ABSTRACT FROM AUTHOR]

The modular multilevel converter (MMC) is an upcoming topology for high-power drive applications especially in the medium voltage range. This paper presents the design process of a holistic control system for a MMC to feed variable-speed drives. First, the design of the current control for the independent adjustment of several current components is derived from the analysis of the equivalent circuits. Second, the current and voltage components for balancing the energies in the arms of the MMC are identified systematically by the investigation of the transformed arm power components. These fundamentals lead to the design of the cascaded control structure, which allows the balancing task in the whole operating range of a three-phase machine. The control system ensures a dynamic balancing of the energies in the cells of the MMC at minimum necessary internal currents over the complete frequency range. Simultaneously, all other circulating current components are avoided to minimize current stress and additional voltage pulsations. The performance of the control system is finally validated by measurements on a low-voltage MMC prototype, which feeds a field-oriented controlled induction machine. [ABSTRACT FROM AUTHOR]

Mainstream inverters have inductive output impedance at low frequencies (such inverters are called L-inverters). In this paper, a control strategy is proposed to make the output impedance of an inverter capacitive at low frequencies (such inverters are called C-inverters). The proposed control strategy involves the feedback of the inductor current through an integrator, which is actually the impedance of a virtual capacitor. The gain of the integrator or the virtual capacitance is first selected to guarantee the stability of the current feedback loop and then optimized to minimize the total harmonic distortion (THD) of the output voltage. Moreover, some guidelines are developed to facilitate the selection of the filter components for C-inverters. Simulation and experimental results are provided to demonstrate the feasibility and excellent performance of C-inverters, with the filter parameters of the test rig selected according to the guidelines developed. It is shown that, with the same hardware, the lowest voltage THD is obtained when the inverter is designed to be a C-inverter. A by product of this study is that, as long as the current ripples are kept within the desired range, the filter inductor should be chosen as small as possible in order to reduce voltage harmonics. This helps reduce the size, weight, and volume of the inductor and improve the power density of the inverter. [ABSTRACT FROM AUTHOR]

This paper proposes a novel wide-range soft-switching pulse-width modulation three-level (TL) combined dc-dc converter characterized with no added primary clamping devices and reduced output inductance value. It is well suited for high input voltage dc-dc industrial applications due to following desirable features: all the switches sustain half of the input voltage; off state voltage of the switches is directly clamped by the bulky input capacitors, and no added primary clamping devices such as clamping diodes, flying capacitors, are required; TL waveform before output filter can be achieved, which significantly reduces the value of the output inductance; the modified phase-shift control method can be utilized to achieve wide output range. The converter can obtain zero-voltage switching (ZVS) for all power switches in wide load range; furthermore, less conduction loss is added to achieve ZVS. The operation and theoretical analysis of the proposed converter are presented. Experiments are carried out to validate the proposed converter, and efficiency curves are tested and given. [ABSTRACT FROM AUTHOR]

In this paper, a generalized switching technique for cascaded H -bridge (CHB) converters is proposed. To take advantage of both low- and high-frequency modulation techniques, a hybrid modulation method is utilized. The proposed technique employs the low-frequency switching for voltage balancing of the dc-link capacitors, and the high-frequency sinusoidal pulse-width modulation switching for shaping the input ac current. Using the proposed technique, the stable operating region of CHB converters is extended. The proposed technique is capable of maintaining the dc voltages balanced even under critical operating conditions in which the load of one H-bridge cell is removed. The validity and effectiveness of the proposed method is confirmed by several simulation and experimental tests on a seven-level CHB rectifier. [ABSTRACT FROM AUTHOR]

Multilevel flying capacitor (FC) converters provide natural capacitor voltage balance under phase-shifted pulse width modulation (PS-PWM). However, natural balancing may not be robust enough to maintain the voltages at the reference values, especially under certain transient conditions. Furthermore, natural balancing dynamics depend on the load and it may be very slow in some practical applications. Therefore, a more robust balancing mechanism of maintaining the FC voltages at the desired values is required. This paper proposes a new closed-loop voltage-balancing method for the multilevel FC converters using PS-PWM. The proposed method balances the voltages of the FCs by modifying the duty cycle of each switch of the FC converter using a proportional controller. The crossed effect between FC currents and duty cycles is considered and is used for optimal FC voltage balancing. Simulation and experimental results verify that the proposed voltage-balancing method is very robust to different operating conditions, such as load transients, linear/nonlinear and unbalanced loads. [ABSTRACT FROM AUTHOR]

The asymmetrical half-bridge converter (AHBC) has many advantages over other PWM converters. The possibility of soft switching in primary switches and reduced switching losses in the secondary ones implies that the AHBC is a suitable topology for many high-performance applications. Besides, the lack of dead times, except those needed for achieving soft switching, is a very interesting feature to implement self-driven synchronous rectification. Moreover, the small size of its output filter is also a remarkable advantage in some fields (e.g., LED lighting). On the other hand, it also has some disadvantages. One of them is the short range of the duty cycle (lower than 0.5) and the other one is the difficult regulation due to a complex transfer function. The two-transformer AHBC (TTAHBC) solves the first problem as it enlarges the duty cycle range making its top limit higher than 0.5. Nevertheless, the regulation of this converter is still very complex and, besides, the transfer functions of the standard AHBC are not valid for the TTAHBC. As a consequence, the small- and large-signal models have yet to be studied. In this paper, the complete small-signal and large-signal analysis of the TTAHBC operating in continuous conduction mode is provided. The large-signal and small-signal models are developed taking into account the main parasitic components that affect the transient response of this converter. The validation of the resulting model is carried out by means of both, simulation and experimental results. The prototype is a 60-W TTAHBC designed for an input voltage of 400 V and an output voltage of 48 V. [ABSTRACT FROM AUTHOR]

The modular multilevel converter (MMC) is attractive for medium- or high-power applications because of the advantages of its high modularity, availability, and high power quality. The voltage balancing of the floating capacitors in the cascaded submodules of the MMC is a key issue. In this paper, a voltage-balancing control method is proposed. This method uses the phase-shifted carrier-based pulsewidth modulation scheme to control high-frequency current components for capacitor voltage balancing in the MMC without measuring the arm currents. Simulations and experimental studies of the MMC were conducted, and the results confirm the effectiveness of the proposed capacitor voltage-balancing control method. [ABSTRACT FROM AUTHOR]

This paper proposed an improved phase disposition pulse width modulation (PDPWM) for a modular multilevel inverter which is used for Photovoltaic grid connection. This new modulation method is based on selective virtual loop mapping, to achieve dynamic capacitor voltage balance without the help of an extra compensation signal. The concept of virtual submodule (VSM) is first established, and by changing the loop mapping relationships between the VSMs and the real submodules, the voltages of the upper/lower arm's capacitors can be well balanced. This method does not requiring sorting voltages from highest to lowest, and just identifies the MIN and MAX capacitor voltage's index which makes it suitable for a modular multilevel converter with a large number of submodules in one arm. Compared to carrier phase-shifted PWM (CPSPWM), this method is more easily to be realized in field-programmable gate array and has much stronger dynamic regulation ability, and is conducive to the control of circulating current. Its feasibility and validity have been verified by simulations and experiments. [ABSTRACT FROM AUTHOR]

Ideally, the inner (the upper or lower arm) current of a modular multilevel converter (MMC) is ideally assumed to be the sum of a dc component and an ac component of the fundamental frequency. However, as ac current flows through the submodule (SM) capacitors, the capacitor voltages fluctuate with time. Consequently, the inner current is usually distorted and the peak/RMS value of it is increased compared with the theoretical value. The increased currents will increase power losses and may threaten the safe operation of the power devices and capacitors. This paper proposes a closed-loop method for suppression of the inner current in an MMC. This method is very simple and is implemented in a stationary frame, and no harmonic extraction algorithm is needed. Hence, it can be applied to single-phase or three-phase MMCs. Besides, this method does not influence the balancing of the SM capacitor voltages. Simulation and experimental results show that the proposed method can suppress the peak and RMS values of the inner currents dramatically. [ABSTRACT FROM AUTHOR]

This paper proposes a new zero-voltage switching (ZVS) pulse width modulation (PWM) three-level (TL) full-bridge (FB) dc–dc converter, which is composed of a TL FB converter and a TL half-bridge (HB) converter. It is well suited for high input voltage and high-power applications. The proposed topology has the following attractive features: off-state voltage on all switches in the circuit is only half of the input voltage; full input voltage is utilized on the load for the whole operating range; TL output waveform is achieved, which significantly reduces the requirements for the input and output filters; simple switching scheme can be used to control the output voltage in wide range. The converter can achieve ZVS for all power switches in wide load range and even at light load condition; furthermore, less conduction loss is added to achieve soft switching. The operation and important analysis of the proposed converter are given. Experiments are carried out to validate the proposed converter, and efficiency curves are tested and given. [ABSTRACT FROM AUTHOR]

This paper proposes a novel nonisolated flyback switching capacitor voltage regulator. The converter is a combination of a switching capacitor converter and a pulsewidth modulation voltage regulator, and it has the following advantages: 1) the switches achieve zero voltage switching (ZVS); 2) the self-driven method of the synchronous rectifier (SR) is applied to save the drive loss and the body diode conduction loss; 3) the transformer leakage inductor is utilized to realize the soft switching of the switches; and 4) single-phase option makes it more flexible. Its derivation, operation principle, and self-driven method are presented. A single-phase 700 kHz 1.2 V/35 A output point-of-load prototype was built to verify the analysis. [ABSTRACT FROM AUTHOR]

Hybrid cascade multilevel inverters combine semiconductor devices of different voltage ratings and technologies, which theoretically allow high efficiency to be achieved. The bottlenecks of these topologies are, however, the need for isolated supplies for the cells and the lack of modularity. This paper focuses on the design and control of high-resolution, high-efficiency multilevel inverters with simplified dc power supplies. It introduces several rules for systematically designing the dc voltages of the cells, for which all unsupplied capacitor voltages can be regulated. Six classes of inverters are obtained covering single- and three-phase, staircase and pulsewidth-modulated (PWM) inverters. New configurations of hybrid cascade multilevel inverters are obtained for each class. A double modulation strategy with two different frequencies is proposed that allows switching losses of PWM inverters to be reduced. Decoupled mechanisms are proposed for the total and internal energy balances. It is shown how to make the design robust by taking into account conversion losses and large dc-voltage imbalances in the design and control. An analysis of the maximum voltage utilization and efficiency of the resulting configurations is carried out. The effectiveness of the novel concepts is validated experimentally for two of the proposed topologies. [ABSTRACT FROM PUBLISHER]

This paper further develops a model predictive control (MPC) scheme which is able to exploit the large number of redundant switching states available in a multilevel H-bridge StatCom (H-StatCom). The new sections of the scheme provide optimized methods to tradeoff the harmonic performance with converter switching losses and capacitor voltage ripple. Varying the pulse placement within the modulation scheme and modifying the heuristic model of the voltage balancing characteristics allows the MPC scheme to achieve superior performance to that of the industry standard phase shifted carrier modulation technique. The effects of capacitor voltage ripple on the lifetime of the capacitors are also investigated. It is shown that the MPC scheme can reduce capacitor voltage ripple and increase capacitor lifetime. Simulation and experimental results are presented that confirm the correct operation of the control and modulation strategies. [ABSTRACT FROM PUBLISHER]

It is important to improve the overall efficiency of a photovoltaic (PV) inverter when it is connected to the grid. Fundamentally, the conversion efficiency from dc to ac power of an inverter is important. However, in the presence of partial shading, maximum power point tracking (MPPT) on PV modules is more important than the conversion efficiency. In this paper, a new control method for a three-level inverter is proposed. With the proposed method, each dc-link voltage of the three-level inverter can be asymmetrically regulated. When PV modules are split into two and each split module is connected to the respective dc-link capacitors of the inverter, the asymmetric control can be helpful because separate MPPTs are possible. The effectiveness of the proposed method was examined through experiments with a T-type three-level inverter, where each dc-link capacitor was supplied by a PV simulator emulating two separate PV modules under different shading conditions. [ABSTRACT FROM AUTHOR]

An auxiliary capacitor-based balancing approach is adopted in this paper to equalize the dc-link capacitor voltages of a diode-clamped multilevel converter (DCMC). Four balancing circuits, including the generalized, one-level-capacitor, one-capacitor, and simplified one-capacitor-based configurations are discussed for a five-level DCMC system. These configurations are different in connection of the auxiliary circuits and numbers of the capacitors and switches, but they work on the same principle called ping-pong operation by utilizing the auxiliary capacitor as an equalizer between the capacitors of different voltages. The unbalance phenomenon, ping-pong principle, circuit configurations, and their switching schemes are analyzed, respectively. The superiorities of the proposed approach include balancing operation regardless of load power factor and modulation index, control simplicity, and independence from main circuits when compared to the traditional approaches. Simulations and experimental results verified the performances using the proposed balancing circuits and control strategies. [ABSTRACT FROM AUTHOR]

Single-phase three-level neutral point clamped (NPC) converters are widely applied in high-speed railway electrical traction drive systems. A significant problem related to the single-phase three-level NPC converters is the fluctuation of the neutral-point voltage. In this paper, a capacitor voltage balancing technique is proposed that injects an offset voltage into the sinusoidal modulating signals of the conventional carrier-based pulsewidth modulation (CBPWM) method. Furthermore, when the injected offset voltage is maximized, it cannot only balance the dc-link capacitors voltages, but also reduce switching losses. Theoretical analysis has shown that both methods can control the neutral point voltage effectively, but the neutral point voltage controller in the CBPWM with maximum offset voltage injection (CBPWM-MOVI) has a faster dynamic response. It was observed that the high-order harmonics frequencies of the line current are centered around the twice switching frequency in the CBPWM with the offset voltage injection (CBPWM-OVI) but are centered around the switching frequency in the CBPWM-MOVI. And also, the CBPWM-MOVI has switching commutations number at least 25% below that of the CBPWM-OVI in one modulating signal period. The performances of the two strategies were verified by simulation and experimental tests. [ABSTRACT FROM AUTHOR]

Single-phase pulsewidth modulation rectifiers suffer from ripple power pulsating at twice the line frequency. The ripple power is usually filtered by a bulky capacitor bank or an LC branch, resulting in lower power density. The alternative way is active power decoupling, which uses an active circuit to direct the pulsating power into another energy-storage component. The main dc-link filter capacitor can, therefore, be reduced substantially. This paper proposed a new scheme of active power decoupling. The circuit consists of a third leg, an energy-storage capacitor and a smoothing inductor. The topology combined the advantages of high energy-storage efficiency and low requirement on control bandwidth. Both the pulsating power from the ac source and the reactive power of the smoothing inductors are taken into consideration when deriving the power decoupling scheme. The active power filter's (APF) capacitor voltage control system consists of inner loop pole-placement control and outer loop proportional-resonant control. To enhance the steady-state performance, the capacitor voltage reference is modified in a closed-loop manner. Simulation and experimental results show that the proposed APF scheme has good power decoupling performance and is more suited for high-power applications where switching frequency is limited. [ABSTRACT FROM AUTHOR]

This paper presents an improved full-bridge three-level (IFBTL) dc/dc converter for a wind turbine in a dc grid by inserting a passive filter into the dc/dc converter to improve the performance of the converter. The passive filter can effectively reduce the voltage stress of the medium frequency transformer in the IFBTL dc/dc converter. A modulation strategy, including two operation modes, is proposed for the IFBTL dc/dc converter. Then, a voltage balancing control strategy is proposed for the IFBTL dc/dc converter. Furthermore, the control of the wind turbine based on the IFBTL dc/dc converter in a dc-grid system is presented. Finally, a small-scale IFBTL dc/dc converter prototype was built and tested in the laboratory, and the results verify the theoretical analysis. [ABSTRACT FROM AUTHOR]

In this paper, a digital charge balance controller is presented which is capable of controlling a buck converter and an auxiliary circuit to achieve an excellent unloading transient response. The auxiliary circuit significantly reduces the voltage overshoot caused by an unloading transient, while the digital charge balance controller reduces the settling time of the converter. The controller is capable of implementing load-line regulation and yields a smooth transition from one loading condition to another. Simulation and experimental verification is performed and demonstrates significant transient improvement over previously proposed solutions. [ABSTRACT FROM AUTHOR]

In this paper, an improved pulse width modulation (PWM) method for chopper-cell (or half-bridge)based modular multilevel converters (MMCs) is proposed. This method can generate an output voltage with maximally 2N+1 (where N is the number of submodules in the upper or lower arm of MMC) levels, which is as great as that of the carrier-phase-shifted PWM (CPSPWM) method. However, no phase-shifted carrier is needed. Compared with the existing submodule unified pulse width modulated (SUPWM) method, the level number of the output voltage is almost doubled and the height of the step in the staircase voltage is reduced by 50%. Meanwhile, the equivalent switching frequency in the output voltage is twice that of the conventional SUPWM method. All these features lead to much reduced harmonic content in the output voltage. What is more, the voltages of the submodule capacitors can be well balanced without any close-loop voltage balancing controllers which are mandatory in the CPSPWM schemes. Simulation and experimental results on a MMC-based inverter show validity of the proposed method. [ABSTRACT FROM AUTHOR]

A multilevel H-bridge StatCom inherently contains redundancy in the available switching states. This paper develops a variation on the typical model predictive control scheme which is able to exploit this redundancy to simultaneously balance the H-bridge capacitor voltages, provide excellent current reference tracking, and minimize converter switching losses. The scheme consists of a dead-beat current controller that has been integrated with heuristic models of the voltage balancing and switching loss characteristics. The integration of a pulsewidth modulation scheme is also described. Simulation and experimental results are presented that confirm the correct operation of the control and modulation strategies. Comparison with traditional control and modulation schemes is provided in terms of the key performance indicators associated with multilevel H-bridge StatComs. [ABSTRACT FROM AUTHOR]

Matrix converters (MC) have some advantages when compared to conventional back-to-back pulsewidth modulation voltage-source converters. The MC may be considered more reliable and is smaller because the bulky dc capacitor is eliminated from the topology. Therefore, when MCs are used in ac-ac power conversion, the size and weight of the whole generation system is reduced. To interface a MC-based generation system to an unbalanced three-phase stand-alone load, a four-leg MC is required to provide an electrical path for the zero-sequence load current. Moreover, to compensate for the voltage drops in the output filter inductances, nonlinearities introduced by the four-step commutation method and voltage drops in the semiconductor devices, closed-loop regulation of the load voltage is required. In this paper, the design and implementation of a resonant control system for four-leg MCs is presented. The application of this control methodology when the four-leg MC is feeding, a linear/nonlinear unbalanced load is also presented in this study. High-order resonant controllers are also analyzed. Experimental results, obtained from a small prototype, are discussed. [ABSTRACT FROM AUTHOR]

Performance of a carrier-based pulsewidth modulation (CB-PWM) strategy can be improved by the inclusion of a zero-sequence voltage in the modulation-reference signal. This paper proposes a new CB-PWM strategy for a three-level neutral-point-clamped (NPC) converter, which is based on a zero-sequence voltage injection. By inclusion of the zero-sequence voltage, the sinusoidal-modulation reference is modified to 1) carry out the voltage-balancing task of the dc-link capacitors, with no additional control effort, 2) reduce the switching losses, and 3) reduce the low-frequency voltage oscillations of the neutral point. The proposed strategy is an alternative approach to the nearest three-vector (NTV) space-vector modulation (SVM) strategy and is obtained by the analysis of the NTV-SVM strategy and establishing a correlation between the NTV-SVM and the CB-PWM strategies. The salient features of the proposed scheme, as compared with the NTV-SVM strategy, are: 1) its reduced computational processing time which is attractive for digital implementation and 2) its reduced switching losses. Compared with the existing CB-PWM strategies, the proposed strategy offers 1) capability to balance the capacitor voltages and reduce the NP voltage oscillations and 2) reduced switching losses. Performance of the proposed CB-PWM strategy for a three-level NPC converter based on time-domain simulation studies in the MATLAB/SIMULINK environment is evaluated and also experimentally verified. [ABSTRACT FROM AUTHOR]

A modified single-phase quasi-Z-source ac-ac converter is proposed in this paper. The proposed converter has the main features in that the output voltage can be bucked or boosted and be both in-phase and out-of-phase with the input voltage. The input voltage and output voltage share the same ground, the size of a converter is reduced, and it operates in a continuous current mode. A safe-commutation strategy for the modified single-phase quasi-Z-source ac-ac converter is used instead of a snubber circuit. The operating principles and a steady-state analysis are presented. A laboratory prototype, tested using a resistive load, a passive load, and a nonlinear load, was constructed that used an input voltage of 70 Vrms /60 Hz in order to verify the performance of the modified single-phase quasi-Z-source ac-ac converter. The experimental results verified that the converter has a lower input current total harmonic distortion, a higher input power factor, and a higher efficiency in comparison to a conventional single-phase Z-source ac-ac converter. In addition, the experimental results show that the use of the safe-commutation strategy is a significant improvement, as it makes it possible to avoid voltage spikes on the switches. [ABSTRACT FROM AUTHOR]

A novel winding-coupled bidirectional dc/dc converter with zero-voltage-switching (ZVS) performance is proposed in this paper. In the low-voltage side, the parallel configuration is employed to share the large current and reduce the current ripple. In the high-voltage side, the series structure is adopted to sustain the high bus voltage and achieve large voltage ratio conversion. There are only two coupled inductors in the proposed interleaved bidirectional converter and their secondary windings are in series to serve as winding-coupled inductors. Furthermore, the two winding-coupled inductors can be integrated into a magnetic core to reduce the passive component numbers and improve the power density. Moreover, ZVS soft-switching operation is implemented for all the power switches to minimize the switching losses by introducing the active clamp scheme. In addition, the pulsewidth modulation plus phase-shift control strategy is employed to reduce the power MOSFET peak current and diminish the circulating losses. The duty cycle is applied to balance the voltages of both sides. The phase-shift angle is introduced to realize the power flow regulation. This decoupling control strategy is advantageous for bidirectional dc/dc conversion to realize high efficiency. Finally, a 1-kW prototype is built to verify the effectiveness of the proposed circuit. [ABSTRACT FROM AUTHOR]

Controller design for six-switch pulse width-modulated (PWM) voltage source rectifiers (VSRs) is often accomplished in the rotating d-q frame coordinates in order to achieve a high-performance control. In contrast, the development of a d-q frame controller for a four-switch PWM VSR is rarely reported in the literature. In this regard, this paper introduces a control design approach in rotating d-q frame for the four-switch PWM VSRs. For this purpose, a mathematical model of the four-switch PWM VSR in rotating d-q frame is first derived. Its success is relied on performing a so-called “reduced Park Transformation” on switching functions. The derived model shares much structural property with that of a six-switch VSR. Then, two d-q frame current controller designs, input–output feedback linearization (IOFL) and linear proportional-plus-integral (LPI) control, are performed based on the derived model as application examples. Their effectiveness is verified via computer simulation and hardware experiment. Responses of an LPI a-b-c frame controller originated from the six-switch VSR are also documented for comparative study. Test results evidence the superiority of the d-q frame controllers. [ABSTRACT FROM AUTHOR]