Search

Voltage-controlled three-phase three-leg inverters are widely applied in various occasions. The inverters are generally switched to the current-controlled mode to limit the fault currents when short-circuit faults happen. Under symmetrical fault, the inverter can be controlled as a symmetrical, three-phase current source. However, the voltage limiting will happen under asymmetrical fault. As a result, the fault phase currents will be distorted and cannot be completely controlled. Considering that the voltage limiting is mainly caused by large load impedance of healthy phase under asymmetrical fault, the voltage limiting is avoided by paralleling the virtual impedance with the output filter capacitor in this paper. As a result, the current limiting loop is not broken and the fault phase currents can be effectively controlled. The implementation of virtual impedance in control system and the influence of virtual impedance on the stability of system are also analyzed in detail in this paper. The theoretical results are validated by experiments. [ABSTRACT FROM AUTHOR]

This paper presents a novel seven-level inverter topology for medium-voltage high-power applications. It consists of eight active switches and two inner flying capacitor (FC) units forming a similar structure as in a conventional active neutral-point-clamped (ANPC) inverter. This unique arrangement reduces the number of active and passive components. A simple modulation technique reduces cost and complexity in the control system design without compromising reactive power capability. In addition, compared to major conventional seven-level inverter topologies, such as the neutral point clamped, FC, cascaded H-bridge, and ANPC topologies, the new topology reduces the dc-link voltage requirement by 50%. This recued dc-link voltage makes the new topology appealing for various industrial applications. Experimental results from a 2.2-kVA prototype are presented to support the theoretical analysis presented in this paper. The prototype demonstrates a conversion efficiency of around 97.2% ± 1% for a wide load range. [ABSTRACT FROM AUTHOR]

This paper describes a dc-link voltage control method of a single-phase back-to-back cascaded H-bridge inverter (SBCI) for a medium-voltage motor drive system. The main advantage of the SBCI topology over the conventional regenerative cascaded H-bridge topology with a three-phase active front-end (AFE) is a simple system structure, which is composed of an input transformer, a power cell, a current sensor, etc. However, the challenging points of the SBCI are larger voltage ripple in the dc-link capacitor and imbalance of dc-link voltages of each phase. The asymmetric dc-link voltage of each power cells could cause unstable operation such as over-modulation due to the lack of the dc-link voltage of a particular phase and result in over-voltage or under-voltage faults. In this paper, the control strategy of the dc-link voltage for the SBCI that uses the negative-sequence voltage of the converter is described. The proposed control method is verified with a computer simulation whose target is a 6.6-kV–1.25-MW medium-voltage drive system. Also, through the experimental setup with the prototype SBCI whose power rating is 16.2 kVA, the dc-link voltage of each AFE has been controlled within a 0.5% error of its reference value at the full load. [ABSTRACT FROM AUTHOR]

The photovoltaic (PV) output voltage varies over a wide range depending on operating conditions. Thus, the PV-connected converters should be capable of handling a wide input voltage range while maintaining high efficiencies. This paper proposes a new series resonant dc–dc converter for PV microinverter applications. Compared with the conventional series resonant converter, a dual-mode rectifier is configured on the secondary side, which enables a twofold voltage gain range for the proposed converter with a fixed-frequency phase-shift modulation scheme. The zero-voltage switching turn-on and zero-current switching turn-off can be achieved for active switches and diodes, thereby, minimizing the switching losses. Moreover, a variable dc-link voltage control scheme is introduced to the proposed converter, leading to a further efficiency improvement and input-voltage-range extension. The operation principle and essential characteristics (e.g., voltage gain, soft-switching, and root-mean-square current) of the proposed converter are detailed in this paper, and the power loss modeling and design optimization of components are also presented. A 1-MHz 250-W converter prototype with an input voltage range of 17–43 V is built and tested to verify the feasibility of the proposed converter. [ABSTRACT FROM AUTHOR]

Phase-to-neutral voltage or neutral-to-virtual neutral voltage zero-crossing points (ZCPs) detection method is usually used for sensorless brushless dc motor commutation control. Unfortunately, neither of them can be realized in lower speed range. In this paper, a simple commutation point detection method is proposed based on detecting inactive phase terminal to dc-link midpoint voltage. It eliminates the requirement of neutral wire or virtual neutral voltage and provides an amplified version of back electromotive force at the ZCPs which makes the lower speed range detection possible. As the speed increases, commutation point error is enlarged due to the low-pass filter. Utilizing the symmetry of the terminal to midpoint voltage, the phase error can be corrected. However, due to the nonlinear relationship between the detected voltage difference and phase error, it is difficult to regulate the error fast and robustly. Therefore, a novel phase regulator based on fuzzy neural network is proposed in this paper with simple structure and learning ability. The validity of the proposed ZCPs detection method and commutation instant shift correction method are verified through experimental results. [ABSTRACT FROM AUTHOR]

This paper presents the digital implementation of a boundary controller with unipolar switching characteristic for single-phase voltage source full-bridge inverters. This paper expands the application of a second-order switching surface-based control method to unipolar switching of single-phase voltage source inverters (VSIs) using a finite-state machine. The finite-state machine has been formulated considering four different states of the inverter; positive,zero1, negative, andzero2. The second-order boundary control governs the current state of the system and provides proper switching action to keep the system within the desired reference. The control law is implemented digitally in F28m35x digital control card. A full-bridge inverter topology is used to achieve the three-level voltage switching. Various simulations and experiments were performed in a 550 VA, 120 V, 60 Hz VSI with a digitally implemented controller to verify the theoretical predictions. A high-quality voltage output was obtained for various loading conditions. The transient performance of the controller was investigated using a reference and load changes. A comparison of the implementation was made with the existing classical controllers to verify the fast-dynamic response of the system. [ABSTRACT FROM AUTHOR]

This paper proposes a split-capacitor four-wire current source inverter, which is the dual of the split-capacitor four-wire voltage source inverter. Since the midpoint of the dc link is tied to the neutral point of ac filter capacitors, the common-mode voltage (CMV) is reduced significantly. Consequently, the leakage current issue is effectively addressed. The proposed circuit is cost-effective as no extra switch is added. This paper, first, establishes the equivalent common-mode circuit of the proposed inverter. The impact of the neutral line inductance on CMV is also analyzed. Then, a specific modulation is introduced to balance the dc-link voltages/currents. To achieve good input/output performance, a nonlinear control method is developed based on time-domain models. Finally, all the proposed methods and related theoretical analysis are verified by simulations and experimental results. [ABSTRACT FROM AUTHOR]

This paper proposes a new high-efficiency photovoltaic (PV) converter for grid connection through a high-leg delta transformer. The converter is composed of a symmetrically connected boost converter and three half-bridge inverters. One of the three half-bridge inverters is connected to the boost converter, and the others are directly connected to the PV terminals. As a result, this circuit configuration enables to reduce the power losses in both boost converter and inverters. This paper also proposes a new cooperative control method between the symmetrically connected boost converter and inverter. The control method can reduce the average switching frequency to 75% of that in a conventional one, resulting in a great reduction in the switching power loss. Experimental results confirm that the proposed circuit configuration makes it possible to improve its European efficiency from 91.6% to 94.5%. Moreover, system performance is evaluated on the assumption of maximum power point tracking operation. [ABSTRACT FROM AUTHOR]

The output voltage of power electronic converters is a very important quantity for dynamic control of power electronic systems. In electrical drives without electromechanical position or speed sensor, the terminal reference voltage is used to obtain the rotor position. Dead-time effects and semiconductor voltage drop lead to distortion in the actual output voltage and degrade the control performance when the back electromotive force magnitude is low. Thus, for stable low-speed operation, output voltage sensing becomes necessary. Due to the switching nature of power electronic systems, this is not a trivial task, especially when instantaneous measurement of the terminal voltage is required. In this paper, an instantaneous switching-period average voltage sensing technique is proposed that utilizes a combined approach of oversampling and filtering. Based on the theoretical analysis of the sampling- and filter-induced measurement distortion, a general solution for an optimal filter design is derived. The additional sensing circuit is integrated into the low-side gate driver of the converter outputs. This paper includes details about the hardware implementation and extensive verification measurements. [ABSTRACT FROM AUTHOR]

This paper proposes a novel unified nonlinear optimization-based speed and position estimation algorithm for interior permanent magnet synchronous motor drives at wide speed range operations. A cost function based on the voltage equations in the stationary reference frame is employed for speed and position estimation. The speed and position can be estimated by minimizing the cost function. At low speed, including the standstill condition, the cost function is modified and high-frequency sinusoidal voltage signals are injected in the estimated magnetic axis. A phase locked loop is combined with the proposed position estimator for reducing the noise of estimation results. Compared with existing sensorless methods, a unified estimator is used at low- and high-speed operations and a better performance is obtained in transient and steady-state conditions. The convexity of the cost functions with respect to the speed and position estimation errors is analyzed in the paper. The feasibility of the proposed estimation algorithm is validated with an experimental test bench. [ABSTRACT FROM AUTHOR]

In this paper, instantaneous pulse power compensator (IPPC) method is proposed to achieve power pulsation decoupling function for single-phase inverter applications. A smaller capacitor is placed in series with the traditional dc-link capacitor, and this smaller capacitor voltage is controlled using pulse currents to cancel out the dc-link voltage ripple. Unlike twice-line-frequency power decoupling method, the proposed IPPC method can compensate the pulsating power with all the orders harmonics on the dc-link line, not only the second-order component. Both modeling and simulation results show that IPPC method can achieve nearly zero voltage ripple for the dc-link capacitor since the pulse current is fully compensated. Whereas twice-line-frequency power decoupling method has limit in voltage ripple reduction, especially in small dc-link capacitance conditions. The experimental results based on a full-bridge topology decoupling circuit and a single-phase inverter application show consistent results with simulation results. A 16% reduction of the prototype size, i.e., 16% higher power density with only ∼1% efficiency penalty can be achieved by the proposed IPPC method when compared to the second-order power decoupling method. [ABSTRACT FROM AUTHOR]

The efficiency improvement of the on–off controlled Class E dc–dc converter operated at 20 MHz switching frequency is investigated in this paper. It is found that with the on–off control, the input power of the converter during the on mode increases with the increase of the input voltage, and it can be reduced by increasing the switching frequency. With this discovery, a variable switching frequency (VSF) on–off control is proposed, which slightly increases the switching frequency when the input voltage increases, maintaining the input power during the on mode slightly higher than the rated output power over the entire input voltage range, and thus highly improving the efficiency of Class E dc–dc converter at high input voltage. A prototype of 9-V–18-V input, 10-W Class E dc–dc converter has been fabricated and tested in the lab. The experimental results show that the proposed VSF on–off control improves the conversion efficiency of the Class E dc–dc converter by 4%–10% compared to the constant switching frequency on–off control. [ABSTRACT FROM AUTHOR]

In order to reduce switching loss of neutral point clamped three-level inverter (NPC TLI), generally discontinuous pulsewidth modulation (DPWM) is used. But it can result in dc offset and ac ripple on neutral point (NP) voltage. So a novel pulse sequence DPWM (NPSDPWM) is proposed to reduce switching loss and control NP voltage simultaneously in this paper. NP voltage is controlled by choosing proper clamping modes. To avoid unexpected switching action during changing clamping mode, an improved pulse sequence is also presented. The switching loss and NP voltage ripple of NPSDPWM, traditional and proposed DPWM in previous literature are compared, respectively. The experimental results show that NPSDPWM has well NP voltage control ability and the switching losses are reduced effectively. [ABSTRACT FROM AUTHOR]

Three-level inverter has an outstanding performance and is more advantageous in the switching vector selection than two-level inverter. In particular, the neutral-point voltage unbalance and common-mode voltage (CMV) reduction of three-level inverter should be carefully regulated for the appropriate operation, both of which, however, are mutually coupled resulting that the conventional space vector modulation (SVM) scheme cannot deal with them properly. To overcome this limitation, this paper proposes an improved space vector modulation (ISVM) technique to reduce the CMV and neutral-point voltage imbalance simultaneously. The generating mechanism of neutral-point voltage oscillation is derived. Based on the analysis, the proposed ISVM method adopts four voltage vectors (large, medium, small, and zero vectors) with adjusted dwell times to eliminate the ac unbalance of the neutral-point voltage. Considering the occurrence of neutral-point voltage disturbances, the dc neutral-point unbalance voltage is controlled by selecting the P-type or N-type small vector and adjusting the dwell times of small vectors for neutral-point voltage recovery. In addition, a novel switching sequence arrangement method with the minimal number of switches transition in one switching cycles and between switching cycles is proposed to reduce the total switching loss. Theoretical analysis and verification results show that the proposed ISVM scheme can reduce the magnitude of CMV to half of value using the conventional SVM, and an accurate control of ac and dc unbalanced neutral-point voltage can be obtained. [ABSTRACT FROM AUTHOR]

Power quality of inverter-based microgrids is a challenging issue due to nonlinearities of inverters, multiple resonance modes of network impedance, and unbalanced and nonlinear loading condition. The ideal solution is to assure the best power quality at the common bus to which loads are connected, and share the negative and harmonic sequence currents between the inverters without any communication. However, it is difficult to achieve this objective with existing virtual-impedance-based methods when nonlinearities of inverters, e.g., dead time, are not negligible. In this paper, a novel cost-function-based method is proposed to solve this problem. The proposed cost functions are optimized using continuous-control-set model predictive control. As unknown nonlinearities of inverters can be observed by introducing disturbance models, even when they are not negligible, the presented method can compensate bus voltage unbalance and harmonics and share the compensated current between inverters autonomously, with neither communication nor upper level controller. Parameter tuning of the proposed method is the key to achieve the balance between bus voltage quality and current sharing, and between stability and fast response. Experimental results demonstrate that the proposed control scheme is effective even under conditions of large inverter nonlinearities. [ABSTRACT FROM AUTHOR]

This paper analyzes the possibility of controlling the output voltage of a standalone single-phase inverter by directly controlling the output filter capacitor current without using a dedicated output voltage sensor. The plant modeling and controller design are presented. The proposed method depends on having the value of the output filter capacitance. A method to estimate the output filter capacitance is also presented. Rigorous analysis is done to show that the proposed sensorless scheme is largely insensitive to parameter variations and ensure that the output voltage is within specified regulations at utility level. It is also demonstrated in this paper that compared to the conventional voltage control scheme the proposed control scheme ensures an improved total harmonic distortion of the output voltage waveform. Experimental results presented validate the proposed scheme. [ABSTRACT FROM AUTHOR]

The degradation in power quality causes adverse economical impact on the utilities and customers. Harmonics in current and voltage are one of the most commonly known power quality issues and are solved by the use of a hybrid series active power filter (HSAPF). In this paper, a new controller design using sliding-mode controller-2 is proposed to make the HSAPF more robust and stable. An accurate averaged model of a three-phase HSAPF is also derived in this paper. The design concept of the robust HSAPF has been verified through simulation and experimental studies, and the results obtained are discussed. [ABSTRACT FROM AUTHOR]

A robust field-weakening method for direct-torque-controlled (DTC) synchronous reluctance motors is presented in this paper. The proposed algorithm achieves smooth transition between the constant torque and field-weakening regions. Maximum torque per ampere is utilized below base speed, while both the current and voltage limits of the drive system are satisfied in the field-weakening region. The proposed method is robust to the variations in the machine dq -axis inductances. This ensures the system stability during field-weakening operation, especially along the maximum torque per flux trajectory. The proposed algorithm is incorporated into the duty ratio regulation-based DTC to achieve high-performance torque and flux control in the field-weakening region. Experimental results included in this paper confirm the veracity of the proposed method. [ABSTRACT FROM AUTHOR]

The strive to increase the energy yield of photovoltaic (PV) power systems has made PV module integrated dc–dc converters (dc-MICs) a reality of modern PV plants. These converters regulate their input voltage, and their dynamic behavior is heavily influenced by the non-linear characteristic of the PV module. The regulation of the PV module voltage and average inductor current by means of a linear cascaded controller is a popular control technique, simplifying the converter dynamics, and providing inherent current limiting; however, it is prone to instability depending on the interaction between the PV source and the interfacing converter, as well as the value of the controller parameters. These factors present a clear challenge for control design; moreover, the converter transient response undesirably depends on the PV module operating point. In order to solve these issues, while maintaining regulation of PV module voltage and average inductor current, this paper proposes to adopt a non-linear controller designed with the feedback linearization control (FLC) technique. The control laws are derived and implemented in a non-inverting buck–boost dc module integrated converter, as this is a favorite topology for the PV interfacing application. A digitally controlled converter prototype is built and used to obtain experimental results, where the FLC technique is compared with a linear cascaded control technique. The results confirm the superior performance of the presented FLC technique, which is robust and able to regulate the converter input voltage with fast and consistent dynamics, regardless of the PV module or load operating conditions. [ABSTRACT FROM AUTHOR]

Modular multilevel converters are increasingly being considered or used for various medium voltage applications. Multiple control methods have been proposed for the control of the direct to three-phase modular multilevel converter. They differ one from another in the way the capacitor voltage ripples are handled, i.e., either neglected, estimated, reconstructed by filtering or measured. This has implications on the performance level that can be obtained. This paper provides insights on the advantages and drawbacks of each control method, in inverter and rectifier mode, with a fair and thorough assessment supported by extensive simulations, with converter ratings that are realistic for medium voltage applications. Finally, this works highlights the impact of the higher dynamics for medium voltage direct current (dc) applications compared to high voltage dc ones on the choice of the control method. [ABSTRACT FROM AUTHOR]

A 1-φ hybrid nine-level inverter (H9LI) topology has been proposed in this paper. The proposed H9LI topology uses a simple phase disposition pulsewidth modulation strategy to generate nine-voltage levels in the output. The main advantage of this topology is that it has a low switch count (ten switches) compared to the existing nine-level inverter topologies. To regulate the voltage across auxiliary capacitor, two innovative control techniques are proposed, which are integrated with the inverter modulation technique itself. Hence, it does not require any extra voltage balancing circuits to maintain the voltage across the auxiliary capacitor and input dc capacitors. A major advantage of these control techniques is that they eliminate the sensing of the coupled inductor current. Another significant advantage of H9LI is that loss distribution among all the power switches is more uniform compared to existing nine-level inverters. Due to low part count and absence of extra voltage balancing circuits, the H9LI achieves higher efficiency (η ≍ 94.5%) and lower cost. Furthermore, the requirement of filter size reduces due to the presence of coupled inductor in H9LI. The proposed 1-φ grid connected H9LI is verified through MATLAB/Simulink simulations and validated through experiments on a laboratory prototype of 400-VA rating. [ABSTRACT FROM AUTHOR]

In this paper, a novel space-vector pulsewidth modulation technique for a five-level active neutral-point clamped (5L-ANPC) inverter is proposed to eliminate the common-mode voltage (CMV). For the 5L-ANPC inverter, which produces a good output voltage performance and lowdv/dt, the total 125 voltage vectors can be generated, among which the proposed scheme employs only 19 voltage vectors producing a zero CMV. Due to the limitation of voltage vectors selected, the dc-link capacitor voltages of the 5L-ANPC inverter cannot be balanced by themselves. Therefore, the capacitor voltages of the inverter should be controlled by choosing the redundant switching states appropriately. The validity of the proposed modulation scheme has been verified by simulation and experimental results. [ABSTRACT FROM AUTHOR]

In a low-voltage parallel inverter system, the active power, unbalanced power, and harmonic power generally cannot be properly shared among inverters with droop control due to the mismatch of output impedance. To address this issue, this paper proposes a two-stage adaptive virtual resistor (AVR) control scheme. In the first stage, a proportional-integral controller is applied to regulate the active power with the use of a synchronous maximum power bus (SMPB), and the reactive power is adjusted by means of aQ–ωdroop controller. In the second stage, all inverters switch to aP–Edroop control mode by introducing the AVRs at fundamental positive-sequence, negative-sequence, and harmonic frequencies. Not only can this method eliminate the active power, unbalanced power, and harmonic power-sharing errors, it can also reduce the voltage deviation caused by the droop control. Moreover, the synchronization between inverters can be guaranteed as long as the SMPB is present, without using voltage sensors at the point of common coupling. Simulation and experimental results are provided to verify the feasibility of this method. [ABSTRACT FROM AUTHOR]

This paper proposes a control method for a five-level hybrid flying-capacitor (5L-HFC) inverter, of which structure stems from the conventional five-level active neutral-point-clamped (5L-ANPC) topology by dividing the dc-link stage into three series-connected capacitors. In this inverter, the voltage stress on the power switches connected to the dc link is reduced by a half compared with that of the 5L-ANPC topology, thus the lower number of equally voltage-rated power devices can be employed. Also, the power losses in the 5L-HFC inverter are more evenly distributed than in the 5L-ANPC. In order to balance the dc-link capacitor voltages, a third-order harmonic offset injection is applied. When a diode rectifier is used to supply the dc bus voltage, the balancing method is not effective if the modulation index is higher than 0.64. Thus, an auxiliary circuit is needed to support the balancing of the dc-link capacitor voltages. However, the unbalancing problem can be overcome in a full-range operation without the auxiliary circuit if the back-to-back configuration is utilized. Finally, simulation and experiment results have verified the performance of the 5L-HFC inverter with the proposed control method. [ABSTRACT FROM AUTHOR]

This paper proposes the new clamping angle control (CAC) pulse width modulation (PWM) method to restore its maximum linear modulation range of voltage source inverters (VSIs) reduced by the duty ratio limitation in hardware implementation, which makes the VSIs to operate nonlinearly in the high modulation range. The deadtime and the bootstrap gate driver circuit mainly cause this duty ratio limitation in practice. In particular, the bootstrap gate driver circuit is used in many industrial applications by avoiding the additional power supply to apply the gate-source voltage of power switches, and therefore making the VSIs to be small size with the low cost. First, the proposed CACPWM method is theoretically analyzed. Then, it is applied in the high modulation range to overcome the limitation of the duty ratio due to the use of the bootstrap gate driver circuit. Thereafter, its practical effectiveness is verified by both simulation and experimental tests. Also, the resulting harmonic distortions are compared with those by the conventional PWM methods. [ABSTRACT FROM AUTHOR]

Local hardware clocks in physically distributed computation devices hardly ever agree because clocks drift apart and the drift can be different for each device. This paper analyzes the effect that local clock drifts have in the parallel operation of voltage source inverters (VSIs) in islanded microgrids (MG). The state-of-the-art control policies for frequency regulation and active power sharing in VSIs-based MGs are reviewed and selected, and prototype policies are then reformulated in terms of clock drifts. Next, steady-state properties for these policies are analyzed. For each of the policies, analytical expressions are developed to provide exact quantification of the impact that drifts have on frequency and active power equilibrium points. In addition, a closed-loop model that accommodates all the policies is derived, and the stability of the equilibrium points is characterized in terms of the clock drifts. Finally, the implementation of the analyzed policies in a laboratory MG provides experimental results that confirm the theoretical analysis. [ABSTRACT FROM AUTHOR]

In this paper, a modular control approach has been proposed for a single- and three-phase differential-mode Ćuk inverter (DMCI) operating with a recently proposed discontinuous-modulation scheme that offers tangible performance benefits over conventional continuous modulation scheme. The modular control scheme uses a combination of a transformation and adaptive control law to meet tracking requirements in the presence of converter nonlinearity. Experimental results for the single- and three-phase DMCI are provided for startup, steady state, load transition, and total harmonic distortion using different types of loads, which validate the efficacy of the implemented modular tracking controller. Further, detailed stability of the closed-loop DMCI module is provided. [ABSTRACT FROM AUTHOR]

This paper proposes a new control technique, which only employs the primary-side controller and load identification approach to adjust charging voltage/current for series–series (SS) and series–parallel (SP) compensated wireless power transfer (WPT) systems. The advantages are that dual-side wireless communication for real-time charging current/voltage adjustment is avoided as well as it is suitable for different charging modes, e.g., constant voltage (CV) and constant current (CC) charging defined by the battery charging profile. The load identification approach, which utilizes reflected impedance theory and quadrature transformation algorithm for calculating the active power, is proposed to estimate the equivalent load resistance of battery. Then, the CV/CC charging for both SS and SP compensation are achieved by the PI-controlled phase-shift H-bridge inverter. The simulation and experimental results validate the feasibility of proposed control method. During the CC charging, 3.01 and 3.03 A for SS and SP compensation with the error of 1.2% and 1.4% are achieved. During the CV charging, 25.8 and 25.7 V for SS and SP compensation with the error of 1.1% and 1.3% are realized. The proposed method improves the performance of both SS- and SP-compensated WPT systems to be more suitable for the applications that require compact and lightweight receiver. [ABSTRACT FROM AUTHOR]

In this paper, a control strategy for the parallel operation of three-phase inverters forming an online uninterruptible power system (UPS) is presented. The UPS system consists of a cluster of paralleled inverters with LC filters directly connected to an ac critical bus and an ac/dc forming a dc bus. The proposed control scheme comprises two layers: 1) a local layer that contains a “reactive power-to-phase droop” in order to synchronize the phase angle of each inverter and a virtual resistance loop that guarantees equal power sharing among inverters; and 2) a central controller that guarantees synchronization with an external real/fictitious utility, and critical bus voltage amplitude restoration. Improved transient and steady-state frequency, active, reactive, and harmonic power sharing, and global phase-locked loop resynchronization capability are achieved. Detailed system topology and control architecture are presented in this paper. Furthermore, a mathematical model was derived in order to analyze critical parameters effects on system stability. The proposed control approach has been validated by means of experimental results obtained for several case-study scenarios. [ABSTRACT FROM AUTHOR]

This paper presents a new application of power and voltage balance control schemes for the cascaded H-bridge multilevel inverter (CHMI)-based solid-state transformer (SST) topology. To reduce load on the controller and simplify modulation algorithm, a master–slave control (MSC) strategy is designed for the dual active bridge (DAB) stage. The master controller executes all control and modulation calculations, and the slave controllers manage only device switching and protection. Due to the inherent power and dc-link voltage unbalance in cascaded H-bridge-based SST, this paper presents a compensation strategy based on three-phase dq decoupled current controller. An optimum zero-sequence component is injected in the modulation scheme so that the three-phase grid currents are balanced. Furthermore, to tightly regulate the output voltage of all the DAB modules to target value, a dynamic reference voltage method is also implemented. With this proposed control method, the three-phase grid currents and dc-link voltage in each module can be simultaneously balanced. Finally, simulation and experimental results are presented to validate the performance of the controller and its application to microgrid SST. [ABSTRACT FROM PUBLISHER]

Cascaded converter is formed by connecting two subconverters together, sharing a common intermediate dc-link voltage. Regulation of this dc-link voltage is frequently realized with a proportional-integral (PI) controller, whose high gain at dc helps to force a zero steady-state tracking error. Such precise tracking is, however, at the expense of increasing the system type, caused by the extra pole at the origin introduced by the PI controller. The overall system may, hence, be tougher to control. To reduce the system type while preserving precise dc-link voltage tracking, this paper proposes a coordinated control scheme for the cascaded converter, which uses only a proportional dc-link voltage regulator. The resulting converter is thus dynamically faster, and when compared with the conventional PI-controlled converter, it is less affected by impedance interaction between its two subconverters. The proposed scheme can be used with either unidirectional or bidirectional power flow, and has been verified by simulation and experimental results presented in this paper. [ABSTRACT FROM PUBLISHER]

This paper provides a theoretical discussion and comparison in energy balancing between a modular multilevel cascade inverter based on single-star bridge cells (SSBC) and that on single-delta bridge cells (SDBC). Attention is paid to applications involving asymmetric active-power generation in utility-scale grid-tied photovoltaic systems. Both qualitative and quantitative evaluation metrics to assess the energy-balancing capability are introduced and applied to both SSBC and SDBC inverters. As for the SSBC inverter, six zero-sequence voltage waveforms with different harmonic content enabling enhanced energy-balancing capability are analyzed and compared regarding their effectiveness. This paper also emphasizes on the SDBC as an alternative to the SSBC and highlights its superior operating characteristics under asymmetric active-power generation. [ABSTRACT FROM PUBLISHER]

Two-stage single-phase inverters have been widely used as they can achieve voltage matching and galvanic isolation between the input and output. Due to the pulsating output power of the downstream inverter, an ac current at twice the output frequency, which is called second harmonic current (SHC), arises in the input side of the downstream inverter. This SHC will penetrate to the front-end dc-dc converter, leading to reduced conversion efficiency. This paper first analyzes the propagation mechanism of the SHC and load transient response of two-stage single-phase inverters from the viewpoint of output impedance. Then, based on the current mode control and load current feed forward, two control methods to achieve low SHC in the front-end dc-dc converter and fast dynamic performance during load transient are proposed in this paper. Finally, a 2-kW two-stage single-phase inverter prototype has been constructed and tested, and the experimental results are provided to verify the effectiveness of the proposed control methods. [ABSTRACT FROM AUTHOR]

This paper presents a new multilevel selective harmonic elimination pulse-width modulation (MSHE-PWM) technique for transformerless static synchronous compensator (STATCOM) system employing cascaded H-bridge inverter (CHI) configuration. The proposed MSHE-PWM method optimizes both the dc-voltage levels and the switching angles, enabling more harmonics to be eliminated without affecting the structure of the inverter circuit. The method provides constant switching angles and linear pattern of dc-voltage levels over the modulation index range. This in turns eliminates the tedious steps required for manipulating the offline calculated switching angles and therefore, easing the implementation of the MSHE-PWM for dynamic systems. Although the method relies on the availability of the variable dc-voltage levels which can be obtained by various topologies, however, the rapid growth and development in the field of power semiconductor devices led to produce high-efficiency dc-dc converters with a relatively high-voltage capacity and for simplicity, a buck dc-dc converter is considered in this paper. Current and voltage closed loop controllers are implemented for both the STATCOM and the buck converter to meet the reactive power demand at different loading conditions. The technique is further compared with an equivalent conventional carrier-based pulse-width modulation to illustrate its enhanced characteristics. The effectiveness and the theoretical analysis of the proposed approach are verified through both simulation and experimental studies. [ABSTRACT FROM AUTHOR]

Frequency control in autonomous microgrids (MG) with high penetration of renewable energy sources represents a great concern to ensure the system stability. In this regard, this paper presents an enhanced control method for battery energy storage systems (BESS) to support the frequency of MG and with the ability of disconnecting from the MG to supplying in the island mode a local consumer. A frequency controller, combining a conventional droop control with an inertia emulation function, governs the BESS active power transfer during the primary frequency control level. The BESS may also provide voltage support in the point of common coupling with the MG. Moreover, the proposed BESS may compensate, partially or totally, the power absorbed by the local loads in order to improve the MG frequency response. When the MG power quality worsens below a certain level, in terms of voltage and frequency, the BESS detaches from the MG and continues to operate islanded. The reconnection is accomplished following a smoothly resynchronization of the local voltage with the MG, without disturbing the local loads supply. Additionally, this paper also discusses about the aspects related to the BESS management and its integration within the proposed system. The simulation and experimental results assess the feasibility of the proposed control solutions. [ABSTRACT FROM AUTHOR]

In classical inverter control, load current (disturbance) decoupling control is often used to improve the control performance. Yet, in a recent state-space control structure for multiresonant controllers, the load current decoupling technique is less studied. Moreover, in the classical control, the load current decoupling only has one control degree of freedom. Therefore, in this paper, a load current decoupling control combed linear quadratic (LQ) regulation is investigated, the proposed control structure that manipulates α and β axes as a unified system is adopted to increase the control degree of freedom. The LQ control synthesizes the state feedback control law including gains of the resonant controllers. Two general criteria, namely H\infty norm and zero dynamic, are proposed as the design guideline for the load current decoupling control. The effectiveness and robustness of the proposed approach are validated through MATLAB/Simulink simulations and experiments with a 5-kVA testbed. The results prove that some favorable performances, for example, the fast recovering time, the small voltage drop, and the low total harmonic distortion, are achieved by the proposed approach compared to the classical dual-loop proportional-resonant (PR) control with load current decoupling and the optimal H\infty control. [ABSTRACT FROM AUTHOR]

In this paper, a fully modular control strategy for input-series output-parallel (ISOP) inverter system is proposed to ensure equal sharing of input voltage and output current among the constituent inverters. Compared with existing control strategies, such as centralized control that restricts the modularity of the system and distributed control, which realizes voltage and current sharing by means of connecting constituent inverter modules through sharing buses, the proposed control strategy can achieve fully modular design without any control signal interconnection among the constituent inverters, leading to superior modularity and reliability. First, the control strategy is deduced and the principle of the control strategy is analyzed. Then, the detailed implementation and stability analysis of the proposed strategy are presented. At last, a two-module ISOP inverter system is tested in the laboratory and the experimental results verify the effectiveness of the proposed control strategy. [ABSTRACT FROM PUBLISHER]

This paper proposes two direct torque control (DTC) strategies to reduce the common-mode voltage (CMV) in the five-phase induction motor driven by three-level five-phase inverter. In each technique, 31 voltage vectors consisting of 30 nonzero voltage vectors, and a zero voltage vector are selected out of available 243 voltage vectors. The selection of these voltage vectors are based on their capabilities of reducing the CMV, eliminating the x–y stator flux and maintaining the torque ripple under control. The ten large, ten small, and a zero voltage vector are same in both schemes, however only difference in designing the control strategy for the two schemes is the utilization of different ten medium voltage vectors. First proposal (DTC-I) reduces the CMV to $3V_{{\rm{dc}}}\,/ 10$ and second proposal (DTC-II) reduces to $V_{{\rm{dc}}}\,/ 10$. These schemes are compared with DTC technique of five-phase induction motor fed by two-level five-phase inverter in order to judge the capabilities of proposed schemes in context of reducing the CMV. The simulation and experimental results validate the proposed DTC techniques. [ABSTRACT FROM AUTHOR]

Current control loop response in voltage source inverters impacts the quality of output current and output voltage waveforms. Parabolic current control provides a fast transient response with approximate-constant switching frequency, solving the frequency variation problem of hysteresis current control. This makes it a good candidate for the current control loop of voltage source inverters to achieve a good system performance. Yet, parabolic current control is often implemented with digital-to-analog converters, analog comparators, and field-programmable gate array circuits where increasing switching frequency pushes update speed and bandwidth requirements. Concurrently, even if the transient response of parabolic current control is fast, it can still take up several switching cycles converging to steady state. In order to solve both problems, a new current control strategy, motivated by the convergence analysis of parabolic current control but with a convergence process that takes just one switching operation, is proposed: single-step current control. Since single-step current control samples two data points in a switching cycle instead of using continuous parabolic carriers, it can be easily implemented in a digital microcontroller then high switching frequency can be achieved. The small signal model, dead-time compensation, and stability analysis are also studied in this paper. The convergence speed of the algorithm is verified with experimental hardware prototype and the transient performance of the designed voltage source inverter meets expectation. [ABSTRACT FROM AUTHOR]

In signal injection sensorless drives, the injection voltage cannot be reduced under a certain value. The lower limit of the injection voltage is mainly enforced by the inverter nonlinearity that causes distortion of the injection voltage and degradation of the position estimation performance. After analyzing the inverter nonlinearity during the voltage injection, it is revealed that parasitic capacitances of insulated-gate bipolar transistors have positive effects on inverter output linearity and sensorless control. Based on this analysis, this paper proposes a method to reduce the injection voltage by connecting additional capacitors to the output terminals of the inverter. Simulation and experimental results are provided to verify the effectiveness of the proposed idea. In the experiments, using the capacitor-integrated inverter, it is shown that the injection voltage can be reduced by more than half without degrading the position estimation performance. [ABSTRACT FROM AUTHOR]

This paper describes a variable-speed motion-sensorless control system for permanent-magnet synchronous generator (PMSG) connected to grid via back-to-back inverters for wind energy generation. The grid-side inverter control system employs proportional-integral (PI) current controllers with cross-coupling decoupling and line-voltage feedforward disturbance compensation. Also, a D-module filter is used to robustly extract the line voltage positive sequence followed by a phase-locked-loop (PLL) based observer to estimate the positive-sequence angle for control, including the case of asymmetric voltages and automatic seamless transfer method from grid connected to stand alone and vice versa. In stand-alone mode, a voltage control scheme with selective harmonic compensation is employed. The PMSG motion-sensorless control system uses an active power controller and a PLL-based observer to estimate the rotor position and speed without using the electromotive force (EMF) integration and initial rotor position. The paper investigates and validates the ride-through performance of this proposed system during asymmetric power grid-voltage sags, transition from grid connected to stand alone and vice versa and voltage harmonics compensation. While some of the aforementioned issues have been treated rather individually in previous conference publications of the authors, the present paper integrates them into a comprehensive control system of PMSG. [ABSTRACT FROM AUTHOR]

In this paper, a novel technique to balance the voltage of the two split dc capacitors of a 3-Level neutral-point-clamped inverter using triangular carrier pulse width modulation is presented. This technique, suitable for reactive power compensation and for inverters operating with a relatively low switching frequency, consists in adding a square wave at six times the output frequency. Subsequently, this paper presents a comparison with two already known strategies in which a sinusoidal waveform at two and six times the output frequency are injected. The current contribution to the midpoint of the dc bus is then analyzed for different modulation indexes and operating conditions. Based on this analysis, a small-signal averaged model, suitable for control design purposes is presented. Finally, simulation and experimental results on a 690-Vac, 120-kVA test bench that validate the theory are shown. [ABSTRACT FROM AUTHOR]

Various applications, like in underground mines and oil and gas industries, require remote operation of vector-controlled medium-voltage variable speed drives via a long motor feeder. The use of voltage source inverters in such cases leads to motor overvoltage and harmonic quality problems. The current source inverter (CSI) is ideally matched to these applications because of its motor-friendly voltage output. Speed sensorless operation is mandatory due to the long motor feeder. Although the model reference adaptive system (MRAS) is a powerful and proven speed estimation tool, its implementation in long motor feeder drives faces many challenges. Among them, and addressed in this paper, are inherent dc offset in its stator model, the need for actual motor voltage and current values, and oscillations in the estimated speed due to errors in the motor current measurement signals. In this paper, a sensorless CSI vector-controlled drive, suitable for long motor feeder applications, is studied. Improved speed estimation is achieved by proposing 1) a modified dc-offset eliminator for an MRAS speed estimation and 2) a compensation technique for motor current's measurement errors. Intensive experimental results, for a low-voltage scaled model, along with simulations validate the effectiveness of the proposed technique. [ABSTRACT FROM AUTHOR]

Indirect matrix converter (IMC) is an alternative for ac/ac energy conversion, usually operated with a voltage stepped-down gain of only 0.866. For applications like distribution generation where voltage-boost functionality is required, the traditional style of operating the IMC is therefore not appropriate. Like most power converters, the operation of the IMC can surely be reversed to produce a boosted gain, but so far its relevant control principles have not been discussed. These challenges are now addressed in this paper with distributed generation suggested as a potential application. Simulation and experimental results for validating various performance aspects of the proposed control schemes can be found in a later section of this paper. [ABSTRACT FROM AUTHOR]

Multilevel inverters are receiving more attentions nowadays as one of preferred solutions for medium- and high-power applications. As one of the most popular hybrid multilevel inverter topologies, the five-level active-neutral-point-clamped inverter (5L-ANPC) combines the features of the conventional flying-capacitor type and neutral-point-clamped (NPC) type inverter and was commercially used for industrial applications. In order to further decrease the number of active switches, this paper proposes a seven-switch 5L-ANPC (7S-5L-ANPC) topology, which employs only seven active switches and two discrete diodes. The analysis has shown a lower current rating can be selected for the seventh switch under high power factor condition, which is verified by simulation results. The modulation strategy for 7S-5L-ANPC inverter is discussed. A 1 kVA single-phase experimental prototype is built to verify the validity and flexibility of the proposed topology and modulation method. [ABSTRACT FROM AUTHOR]

This paper proposes a novel hierarchical control strategy for improvement of load sharing and power quality in ac microgrids. This control framework is composed of a droop-based controller at the primary level, and a combination of distributed power sharing and voltage conditioning schemes at the secondary level. The controllers in the primary level use GPS timing technology to synchronize the local reference angles. The voltage reference of each distributed generation is adjusted according to a voltage–current (V–I) droop characteristic to enable proper current and power sharing with a fast dynamic response. The droop coefficient, which acts as a virtual resistance, is adaptively changed as a function of the peak current. This strategy not only simplifies the control design but also improves the current sharing accuracy at high loading conditions. The distributed power sharing scheme uses consensus protocol to ensure proportional sharing of average power. The voltage conditioning scheme produces compensation signals at fundamental and dominant harmonics to improve the voltage quality at a sensitive load bus. Experimental results are presented to validate the efficacy of the proposed method. [ABSTRACT FROM AUTHOR]

This paper presents a pulse width modulation strategy for the cancellation of common-mode (CM) voltage generated by three-phase back-to-back two-level inverters. This method theoretically provides complete elimination of the CM voltage by synchronizing all the commutations of one converter with commutations of the other one, so that the overall resulting CM voltage does not vary. The degrees of freedom of this strategy are studied and an experimental implementation is carried out on a 15-kW motor drive prototype to validate the method effectiveness. Taking into account deadtime compensation, measurements in time and frequency domains show that the CM voltage is strongly reduced and that more than 15 dB reduction is achieved in a wide frequency range. [ABSTRACT FROM AUTHOR]

This paper presents a three-phase back-to-back transformerless inverter for online uninterruptible power supply applications. The inverter consists of a three-phase three-wire input rectifier stage and a three-phase four-wire output inverter stage with their ground wires tied together. Both of the two stages are with sinusoidal pulse width modulation based division-summation (D-∑) digital control. The input stage controls the power flow between utility grid and dc link, regulates the dc-link voltage, and fulfills power factor correction. While the output stage tracks three-phase ac reference voltages. The proposed control laws derived based on the D-∑ digital approach take into account the effects of dc-link voltage fluctuation, grid-voltage distortion, and inductance variation due to different current levels. Thus, distortion of input current and output voltage, and filter inductor core size can be reduced significantly. Moreover, circulating current through their common ground can be suppressed effectively. Simulated and experimental results from a three-phase back-to-back transformerless inverter have confirmed the analysis and discussion of the proposed control approach. [ABSTRACT FROM PUBLISHER]

In this paper, a control method for motor drive system without electrolytic capacitor is proposed. Since dc-link capacitor of this motor drive is about 1% of the conventional one, it can satisfy the grid current regulation of IEC61000-3-2 without bulky filter circuits by directly controlling the electric output power of the inverter. However, dc-link voltage of this drive fluctuates as the rectified grid voltage. It causes higher motor current, especially at the low dc-link voltage area, and severely harms the drive efficiency. To solve this problem, proposed method keeps the dc-link voltage higher than certain limit while controlling the output power. It can improve the efficiency of the drive by lowering the d-axis current at low dc-link voltage area, with satisfying the regulation with small grid current harmonics. The proposed method includes the motor current reference generation for the limited dc-link voltage and selection of the limitation value. The improved performance of the proposed method was verified by the experimental results. [ABSTRACT FROM PUBLISHER]

Diode-assisted buck–boost voltage-source inverter achieves high voltage gain by introducing a switch-capacitor based high step-up dc–dc circuit between the dc source and inverter bridge. As for the unique structure, various pulse width modulation (PWM) strategies are developed with regard to the chopped intermediate dc-link voltage. In order to maximize voltage gain and increase efficiency, this paper proposes a novel PWM strategy. It regulates the average value of intermediate dc-link voltage in one switching time period ( Ts) the same as the instantaneous maximum value of three-phase line voltage by controlling the front boost circuit. Then, the equivalent switching frequency of power devices in the inverter bridge can be reduced to 1/3fs (fs = 1/Ts). The operating principle and closed-loop controller design are analyzed and verified by simulations and experiments. Compared with existing PWM strategies, the new control strategy demonstrates less power device requirement and higher efficiency in high voltage gain applications. It is a more competitive topology for wide range dc/ac voltage regulation in renewable energy applications. Furthermore, with new control strategy, the dc-side inductor current and capacitor voltage contains six-time line-frequency ripples. To overcome the undesired influence of low frequency ripples, it is also suitable for 400–800 Hz medium frequency aircraft and vessel power supply system. [ABSTRACT FROM PUBLISHER]