1. Double Node Upsets Hardened Latch Circuits
- Author
-
Li Yuanqing, Zhiyuan Gao, Jiangtao Xu, Yan Xi, Haibin Wang, and Suying Yao
- Subjects
Engineering ,business.industry ,Port (circuit theory) ,Hardware_PERFORMANCEANDRELIABILITY ,Modular design ,Upset ,Power (physics) ,Soft error ,Redundancy (engineering) ,Electronic engineering ,Node (circuits) ,Hardware_ARITHMETICANDLOGICSTRUCTURES ,Electrical and Electronic Engineering ,business ,Computer hardware ,Hardware_LOGICDESIGN ,Electronic circuit - Abstract
A radiation hardened by design (RHBD) latch and its temporally hardened version to tolerate double node upsets are proposed in this paper. C-Elements are used to construct structures for fault correction. The temporally hardened version can further tolerate some single-event transients (SETs) at input port and clock line. Compared with Quintuple Modular Redundancy (QMR), the proposed non-temporally and temporally hardened latches are more area and power efficient with improved propagation delays. Compared with several previously reported temporally hardened latches, the proposed temporally hardened latch may introduce lower performance loss induced as setup time increase. Several multi-node upset tolerant latches are also compared with these two designs in terms of area, power, and delay. A cell level soft error analysis (TFIT) shows that the upset threshold LETs of the proposed latches in 180 nm process are higher than 16 MeV-cm2/mg.
- Published
- 2015