Search

The new generation of video coding standard, Versatile Video Coding (VVC), reduces the code stream by 50% at the cost of huge computational complexity by comparison with High Efficiency Video Coding standard (HEVC), especially in the transform module. In order to alleviate the high computational complexity of VVC multiple transform selection (MTS) algorithm, a new high-performance VVC MTS hardware architecture based on field programmable gate array (FPGA) is proposed. In this paper, a pipelined MTS processor architecture is able to efficiently perform the one-dimensional (1-D) transform from 4 × 4 to 64 × 64 residual blocks. The architecture design takes advantages of parallel computing and time-division multiplexing to increase the reuse rate of hardware architecture and further enhance the speed performance. The proposed implementation in Intel's Stratix 10 FPGA can reach the maximum operational frequency of 366 MHz. The 1-D MTS processor is able to process 44 fps@7680 × 4320 and greatly reduces the computational complexity of transformation in encoding and decoding. [ABSTRACT FROM AUTHOR]