Search

This article presents a 22.6–39.2-GHz reflectionless receiver (RX) capable of reducing the in-band intermodulation and high-order mixing products. Such RX consists of an absorptive IF amplifier, a double-balance passive mixer, and a dual-path noise-canceling low noise amplifier (LNA). The absorptive IF amplifier is utilized to suppress the out-of-band signal reflected back to mixer, which can reduce the intermodulation and high-order mixing products caused by the remixing of the out-of-band signals. Meanwhile, the dual-path noise-canceling LNA is used for achieving low noise figure (NF) in a wide frequency range. To verify the aforementioned principle, a reflectionless RX is implemented and fabricated using a conventional 28-nm CMOS technology. The measurement shows the minimum NF of 3.6 dB and the peak input third-order intercept point (IIP3) of −11.7 dBm. Besides, the proposed RX can support multi-Gb/s, 256-quadratic amplitude modulation (QAM)/1024-QAM modulation signals. [ABSTRACT FROM AUTHOR]

This article presents a quadrature switched/floated capacitor power amplifier (SFCPA) with deep back-off efficiency enhancement. The SFCPA is introduced to decrease the dynamic power consumption at power back-off (PBO), which could improve the system efficiency (SE). The reconfigurable self-coupling canceling transformer (RSCCT) with enhanced tuning range of turn ratio is used to achieve impedance boosting for further improved efficiency at deep PBO. Based on the proposed SFCPA, a watt-level quadrature digital power amplifier (DPA) with IQ cell sharing, hybrid Doherty, and impedance boosting is proposed for deep PBO efficiency enhancement. Implemented in 40-nm CMOS, the proposed DPA with 1.2-/2.4-V supply achieves 30.3-dBm saturated output power ($P_{\mathrm{ out}}$) with 36.6%/32.9%/29.1%/23.7%/18.6%/13.2% SE for 0-/3-/6-/9-/12-/15-dB PBOs at 2.4 GHz. For 60-MHz 256-QAM modulation signal, it delivers 23.32-dBm average output power ($P_{\mathrm{ avg}}$) with an error vector magnitude (EVM) of −31.9 dB and an average drain efficiency (DE) of 30.7%. For 40-MHz 1024-QAM signal, it shows 20.44-dBm $P_{\mathrm{ avg}}$ with an EVM of −35.9 dB and an average DE of 22.6%. [ABSTRACT FROM AUTHOR]

In this article, a 22.9–38.2-GHz dual-path noise-canceling low noise amplifier (LNA) is proposed, which can achieve a low noise figure (NF) by reducing the noise of both paths. Such LNA consists of one common gate (CG) amplifier with one three-stage transformer, one resistive feedback common-source (CS) amplifier, and two amplitude-adjusting amplifiers. The three-stage transformer is used in the CG amplifier to provide gain-boosting, noise-reducing, and wideband inter-stage matching operation, simultaneously. Meanwhile, amplitude-adjusting amplifiers with reconfigurable phase-tuning lines are utilized in both paths to optimize the noise-canceling performance. To verify the aforementioned principle, a dual-path noise-canceling LNA is implemented and fabricated using a conventional 28-nm CMOS technology. The proposed LNA consumed 18.9 mW under a 0.9-V supply. The measured NF is 2.65–4.62 dB within the operating frequency range of 22.9–38.2 GHz, while the peak gain is 14.5 dB. The in-band input 1-dB compression point (IP1 dB) and input third-order intercept point (IIP3) are −13.2 to −6.6 and −3.6 to 3.2 dBm, respectively. [ABSTRACT FROM AUTHOR]