1. Noise of a single electron transistor on a Si3N4 membrane
- Author
-
M. Paalanen, J. M. Ikonen, Pertti Hakonen, Jari Penttilä, Ü. Parts, L. Roschier, Perustieteiden korkeakoulu, School of Science, Teknillisen fysiikan laitos, Department of Applied Physics, Aalto-yliopisto, and Aalto University
- Subjects
noise ,Materials science ,Si_(3)N_(4) membrane ,business.industry ,Physics ,single electron transistors ,Transistor ,General Physics and Astronomy ,Coulomb blockade ,Substrate (electronics) ,Trapping ,Si3N4 membrane ,Nitride ,Noise (electronics) ,law.invention ,law ,Optoelectronics ,Wafer ,business ,single electron transistor ,Layer (electronics) - Abstract
We have investigated the influence of electron-beam writing on the creation of charge trapping centers which cause 1/f noise in single electron transistors (SET). Two Al/AlOx/Al devices were compared: one where the SET is on a {100} silicon wafer covered by a 120-nm-thick layer of Si3N4, and another one in which the Si was etched away from below the nitride membrane before patterning the SET. The background charge noise was found to be 1×10 exp −3 e/√Hz at 10 Hz in both devices, independent of the substrate thickness.
- Published
- 1999