1. Study of HCI Reliability for PLDMOS
- Author
-
Deivasigamani Ravi, Sheu Gene, Aanand, Wei Lu Shao, Sarwar Imam Syed, Lai Chiu-Chung, and Yang Shao-Ming
- Subjects
Engineering (General). Civil engineering (General) ,TA1-2040 - Abstract
In this paper, we demonstrate electrical degradation due to hot carrier injection (HCI) stress for PLDMOS device. The lower gate current and the IDsat degradation at low gate voltage (VGS) and high drain voltage (VDS) is investigated. Hot Electrons, generated by impact ionization during stress, are injected into the gate oxide, creating negative fixed oxide charges and interface-states above the accumulation region and the channel. Increase of the drain-source current is induced by the negative fixed oxide charges. The physical model of the degradation has been proven combining experimental data and TCAD simulations.
- Published
- 2018
- Full Text
- View/download PDF