1. SIFA: Exploiting Ineffective Fault Inductions on Symmetric Cryptography
- Author
-
Dobraunig, Christoph, Eichlseder, Maria, Korak, Thomas, Mangard, Stefan, Mendel, Florian, and Primas, Robert
- Subjects
021110 strategic, defence & security studies ,SIFA ,lcsh:Computer engineering. Computer hardware ,lcsh:T58.5-58.64 ,lcsh:Information technology ,0211 other engineering and technologies ,statistical ineffective fault attack ,lcsh:TK7885-7895 ,02 engineering and technology ,Hardware_PERFORMANCEANDRELIABILITY ,infective countermeasure ,fault detection ,020202 computer hardware & architecture ,fault attack ,0202 electrical engineering, electronic engineering, information engineering ,countermeasure - Abstract
Since the seminal work of Boneh et al., the threat of fault attacks has been widely known and techniques for fault attacks and countermeasures have been studied extensively. The vast majority of the literature on fault attacks focuses on the ability of fault attacks to change an intermediate value to a faulty one, such as differential fault analysis (DFA), collision fault analysis, statistical fault attack (SFA), fault sensitivity analysis, or differential fault intensity analysis (DFIA). The other aspect of faults—that faults can be induced and do not change a value—has been researched far less. In case of symmetric ciphers, ineffective fault attacks (IFA) exploit this aspect. However, IFA relies on the ability of an attacker to reliably induce reproducible deterministic faults like stuck-at faults on parts of small values (e.g., one bit or byte), which is often considered to be impracticable. As a consequence, most countermeasures against fault attacks do not focus on such attacks, but on attacks exploiting changes of intermediate values and usually try to detect such a change (detection-based), or to destroy the exploitable information if a fault happens (infective countermeasures). Such countermeasures implicitly assume that the release of “fault-free” ciphertexts in the presence of a fault-inducing attacker does not reveal any exploitable information. In this work, we show that this assumption is not valid and we present novel fault attacks that work in the presence of detection-based and infective countermeasures. The attacks exploit the fact that intermediate values leading to “fault-free” ciphertexts show a non-uniform distribution, while they should be distributed uniformly. The presented attacks are entirely practical and are demonstrated to work for software implementations of AES and for a hardware co-processor. These practical attacks rely on fault induction by means of clock glitches and hence, are achieved using only low-cost equipment. This is feasible because our attack is very robust under noisy fault induction attempts and does not require the attacker to model or profile the exact fault effect. We target two types of countermeasures as examples: simple time redundancy with comparison and several infective countermeasures. However, our attacks can be applied to a wider range of countermeasures and are not restricted to these two countermeasures., IACR Transactions on Cryptographic Hardware and Embedded Systems, Volume 2018, Issue 3
- Published
- 2018