Search

The utilization of switched inductors, involving parallel charging and series discharging of inductors, is extensively embraced in diverse DC–DC converters for attaining high voltage gain; nevertheless, the stress on switch voltage and diode current escalates considerably with an increased count of inductors integrated into the switched inductors network. In the classical multistage switched inductor converter, the switch voltage aligns with the output voltage, and the diode experiences a high current as the number of stages increases. This research recommends a DC–DC multistage converter for energy conversion and high voltage gain with low stress. In this paper, a novel multistage switched inductor converter is introduced and designed to attain higher voltage gain while mitigating the stresses on switch voltage and diode current. The proposed circuit is created by replacing the standard multistage switched inductor converter's possible diodes with power switches. All of the switching devices are connected in such a way that the output voltage and input current are shared by all of the switches and diodes, respectively. As a consequence, the voltage stress on switches and the current stress on diodes are comparatively low, resulting in a high efficiency compared to a typical multistage switched inductor converter. It's interesting to note that the proposed converter and a typical multistage switched inductor converter both require the same amount of components. Different operation modes, analysis, a non‐ideal model, and a comparison of the suggested and recently constructed converters are discussed. The effectiveness and performance of the circuit are validated experimentally. [ABSTRACT FROM AUTHOR]

As a key component of high‐performance switches and routers, the packet forwarding engine (PFE) is mainly responsible for selecting the appropriate output port for tens of thousands of packets within an extremely short time frame. However, the performance of PFE is determined by the selected group membership algorithm. This paper puts forth a hybrid strategy–caching scalar‐pair and vectors routing and forwarding (CSVRF), consisting of virtual output port bitmap caching (VOPBC) and fractional‐N SVRF to address major multicast forwarding issues such as scalability by using content addressable memory. In CSVRF, a virtual output port bitmap cache is introduced, which includes the most popular combinations of output port bitmap and divides the big scalar‐pair into N sub‐groups to achieve parallel compute and the reusability of less bit‐length prime. The results demonstrate that the memory space and the forwarding latency are effectively reduced compared with previous work. In space efficiency, it only required 10% memory space compared with the original SVRF/fractional‐N SVRF, decreased 10% memory usage compared with pure VOPBC and nearly improved 1 to 4 orders of magnitude of packet processing time compared with the original SVRF and the fractional‐N SVRF respectively. [ABSTRACT FROM AUTHOR]

Integrated photonics is a cutting-edge field that merges optics and electronics on a single microchip, revolutionizing how we manipulate and transmit light. Imagine traditional bulky optical systems condensed onto a chip smaller than a fingernail, enabling faster communication, more efficient sensors, and advanced computing. At its core, integrated photonics relies on guiding light through waveguides etched onto semiconductor substrates, analogous to how wires conduct electricity in traditional electric circuits. These waveguides can route, modulate, and detect light signals with unprecedented precision and speed. This technology holds immense promise across various domains. Despite its immense potential, integrated photonics faces challenges, including manufacturing complexities and integration with existing electronic systems. However, ongoing research and advancements continue to push the boundaries, promising a future where light-based technologies seamlessly integrate into our everyday lives, powering a new era of innovation and connectivity. [ABSTRACT FROM AUTHOR]

Abstract The utilization of switched inductors, involving parallel charging and series discharging of inductors, is extensively embraced in diverse DC–DC converters for attaining high voltage gain; nevertheless, the stress on switch voltage and diode current escalates considerably with an increased count of inductors integrated into the switched inductors network. In the classical multistage switched inductor converter, the switch voltage aligns with the output voltage, and the diode experiences a high current as the number of stages increases. This research recommends a DC–DC multistage converter for energy conversion and high voltage gain with low stress. In this paper, a novel multistage switched inductor converter is introduced and designed to attain higher voltage gain while mitigating the stresses on switch voltage and diode current. The proposed circuit is created by replacing the standard multistage switched inductor converter's possible diodes with power switches. All of the switching devices are connected in such a way that the output voltage and input current are shared by all of the switches and diodes, respectively. As a consequence, the voltage stress on switches and the current stress on diodes are comparatively low, resulting in a high efficiency compared to a typical multistage switched inductor converter. It's interesting to note that the proposed converter and a typical multistage switched inductor converter both require the same amount of components. Different operation modes, analysis, a non‐ideal model, and a comparison of the suggested and recently constructed converters are discussed. The effectiveness and performance of the circuit are validated experimentally.

Abstract As a key component of high‐performance switches and routers, the packet forwarding engine (PFE) is mainly responsible for selecting the appropriate output port for tens of thousands of packets within an extremely short time frame. However, the performance of PFE is determined by the selected group membership algorithm. This paper puts forth a hybrid strategy–caching scalar‐pair and vectors routing and forwarding (CSVRF), consisting of virtual output port bitmap caching (VOPBC) and fractional‐N SVRF to address major multicast forwarding issues such as scalability by using content addressable memory. In CSVRF, a virtual output port bitmap cache is introduced, which includes the most popular combinations of output port bitmap and divides the big scalar‐pair into N sub‐groups to achieve parallel compute and the reusability of less bit‐length prime. The results demonstrate that the memory space and the forwarding latency are effectively reduced compared with previous work. In space efficiency, it only required 10% memory space compared with the original SVRF/fractional‐N SVRF, decreased 10% memory usage compared with pure VOPBC and nearly improved 1 to 4 orders of magnitude of packet processing time compared with the original SVRF and the fractional‐N SVRF respectively.