Search

Gate-oxide degradation has been one of the critical reliability concerns of silicon carbide (SiC) metal–oxide–semiconductor-field-effect transistors (mosfets), which could be monitored through aging-sensitive parameters. In this article, an online gate-oxide degradation monitoring method for planar SiC mosfets is proposed by extracting gate charge time at a specific range of gate voltage. It is based on the findings that the input capacitances of planar SiC mosfets change significantly over gate-oxide degradation, which is theoretically analyzed and experimentally verified. The capacitance variations are converted into the gate charge time as the new aging-sensitive parameter. The new parameter measurement circuit is proposed and integrated into the gate driver module. The article results indicate that the new parameter varies noticeably with gate-oxide degradation and the difference of this parameter caused by junction temperature is much smaller than that caused by degradation. Besides, the parameter is immune to package degradation and load current. The condition monitoring method can be implemented online since the parameter is extracted during the off-state of SiC mosfet devices, which does not affect normal operation. The confirmatory experiment is carried out to verify the correctness of the proposed method. [ABSTRACT FROM AUTHOR]

Gallium nitride (GaN) devices are widely used due to their excellent performance when integrated into power electronics applications. However, owing to their low parasitic parameters and fast switching speed, they are more prone to instability than the silicon devices. The sustained oscillation discussed in this article is one of the instability problems, which may result in overshoot or even more serious device breakdown; thus, it is pretty necessary to suppress it effectively in practical applications. It is the first time to adopt an RC snubber to suppress the sustained oscillation in this article, which is very simple and cheap but effective. First, the sustained oscillation modeling based on a double pulse circuit is carried out. Then, the RC region is established quantitatively according to the root locus analysis results, which makes up for the defects of these qualitative methods before. Furthermore, it is first found that the sustained oscillation can be fully suppressed due to the existence of dipoles. Finally, the oscillation suppression effect within the RC region is compared with that outside the region by the simulation and experimental results, which are consistent with the theoretical analysis. Additionally, the possible negative influence of the added RC snubber is also discussed in this article, which shows that it has a little impact on the switching speed and energy loss, while the sustained oscillation is well suppressed. [ABSTRACT FROM AUTHOR]

Monitoring the defective multichip insulated gate bipolar transistor (IGBT) module is a cost-effective approach to improve the quality of customer service. A method using time duration of the gate charge is proposed to monitor bond wires fatigue of the multichip IGBT modules when the modules are in the off-state. It is based on the fact that failure of the chip branch due to bond wires fatigue changes the gate input capacitance of the multichip IGBT module. The health state of bond wires can be converted into the change of time duration of gate charge under the constant gate current. A driver containing the constant current source is proposed. The study results indicate that the time duration of the gate charge decreases significantly when the failure of the chip branch occurs, and the effect of junction temperature can be ignored within the special range of gate voltage. Condition monitoring can be implemented during the off-state of the multichip module and without considering the effects of junction temperature. The confirmatory experiment is carried out to verify the correctness of the proposed method. [ABSTRACT FROM AUTHOR]

Low-voltage enhancement-mode gallium nitride high electron mobility transistors (eGaN HEMTs) are a kind of promising devices to realize high-efficiency and high-power-density conversion because of their fast switching speed, low conduction, and switching losses. Since the reverse conduction loss of eGaN HEMTs accounts for a large part of switching losses, it is of great importance to improve the traditional switching analytical model to predict the reverse conduction loss. In this paper, a complete and accurate switching analytical model of low-voltage eGaN HEMTs is presented, which considers the effects of low-parasitic inductances, nonlinear junction capacitances and nonlinear transconductances. The turn-on and turn-off switching processes are described in detail, and the resulting equations are solved by using mathematical software such as MATLAB to predict the switching waveforms during the switching periods. And an accurate loss calculation method based on the proposed model is proposed including the reverse conduction loss. The accuracy of the proposed model is validated by comparing the predicted switching waveforms and the efficiency of a synchronous buck converter with the experimental results, respectively. Moreover, the proposed model is compared with the traditional model, which proves the advantages of the proposed model. In the end, according to the proposed complete model, the effect of the top switch (TS) gate resistance, the TS drain-source capacitance, power loop inductance, current ripple, the bottom switch (BS) gate resistance, the BS drain-source capacitance, and dead time on the loss breakdown of the synchronous buck converter is explored and some qualitative suggestions are given to improve the conversion efficiency based on these analyzing results. [ABSTRACT FROM AUTHOR]

The dc-link capacitors are important components that tend to be one of the weakest part of power converters. Thus, it is necessary to monitor the aging parameters of dc-link capacitors in valuable power electronic systems. This paper proposes a simple yet effective variable electrical network (VEN) condition monitoring method for dc-link capacitors in three-phase pulsewidth modulation (PWM) ac–dc–ac power converters. The capacitance (C) and equivalent series resistance of dc-link capacitors are estimated through the designed VEN unit during the discharging process. This VEN method does not need the current sensor or injecting signals into the control loop. The above property is favorable for the hardware and controller design. Besides, the designed monitoring circuit can be an external unit or a built-in unit which offers a flexible solution for electrical devices. When the designed VEN is used as an external unit, neither the hardware design nor the programs in the controller needs to change, which is practical and economic for electrical devices in use. Experiments are carried out in a 55 kW ac–dc–ac inverter with different capacitors. The experiment results prove the method to be effective and accurate. [ABSTRACT FROM AUTHOR]

Insulated-gate bipolar transistor (IGBT) modules and dc-link capacitors are important parts in the majority of power electronic converters which contribute to cost, size, and failure rate on a considerable scale. This paper presents an online condition monitoring method for both IGBT modules and dc-link capacitors of power converters based on short-circuit current of an IGBT module, which is a good condition indicator according to the theory analysis. The failure prediction of dc-Link capacitor is realized by equivalent series resistance, which can be calculated by short-circuit current and a step voltage, and the bond wires fatigue can also be identified by the short-circuit current. The proposed method is capable for detecting small changes in the failure indicators of IGBT modules and electrolytic capacitors, and its effectiveness is validated by a confirmatory experiment. The novelty of the proposed method is that the degradations of IGBT modules and capacitors can be identified simultaneously, and has the merits of low cost and circuit simplicity [ABSTRACT FROM PUBLISHER]