11 results on '"Boybat, Irem"'
Search Results
2. Experimental Demonstration of Supervised Learning in Spiking Neural Networks with Phase-Change Memory Synapses
- Author
-
Nandakumar, S. R., Boybat, Irem, Le Gallo, Manuel, Eleftheriou, Evangelos, Sebastian, Abu, and Rajendran, Bipin
- Published
- 2020
- Full Text
- View/download PDF
3. Equivalent-accuracy accelerated neural-network training using analogue memory
- Author
-
Ambrogio, Stefano, Narayanan, Pritish, Tsai, Hsinyu, Shelby, Robert M., Boybat, Irem, di Nolfo, Carmelo, and Sidler, Severin
- Subjects
Artificial neural networks -- Usage ,Machine learning -- Technology application ,Algorithms ,Data processing services ,Computer memory ,Energy efficiency ,Energy management ,Energy conservation ,Capacitors ,Neural network ,Technology application ,Environmental issues ,Science and technology ,Zoology and wildlife conservation - Abstract
Neural-network training can be slow and energy intensive, owing to the need to transfer the weight data for the network between conventional digital memory chips and processor chips. Analogue non-volatile memory can accelerate the neural-network training algorithm known as backpropagation by performing parallelized multiply-accumulate operations in the analogue domain at the location of the weight data. However, the classification accuracies of such in situ training using non-volatile-memory hardware have generally been less than those of software-based training, owing to insufficient dynamic range and excessive weight-update asymmetry. Here we demonstrate mixed hardware-software neural-network implementations that involve up to 204,900 synapses and that combine long-term storage in phase-change memory, near-linear updates of volatile capacitors and weight-data transfer with 'polarity inversion' to cancel out inherent device-to-device variations. We achieve generalization accuracies (on previously unseen data) equivalent to those of software-based training on various commonly used machine-learning test datasets (MNIST, MNIST-backrand, CIFAR-10 and CIFAR-100). The computational energy efficiency of 28,065 billion operations per second per watt and throughput per area of 3.6 trillion operations per second per square millimetre that we calculate for our implementation exceed those of today's graphical processing units by two orders of magnitude. This work provides a path towards hardware accelerators that are both fast and energy efficient, particularly on fully connected neural-network layers.Analogue-memory-based neural-network training using non-volatile-memory hardware augmented by circuit simulations achieves the same accuracy as software-based training but with much improved energy efficiency and speed., Author(s): Stefano Ambrogio [sup.1] , Pritish Narayanan [sup.1] , Hsinyu Tsai [sup.1] , Robert M. Shelby [sup.1] , Irem Boybat [sup.2] [sup.3] , Carmelo di Nolfo [sup.1] [sup.3] , Severin [...]
- Published
- 2018
- Full Text
- View/download PDF
4. Recent Advances and Future Prospects for Memristive Materials, Devices, and Systems.
- Author
-
Song, Min-Kyu, Kang, Ji-Hoon, Zhang, Xinyuan, Ji, Wonjae, Ascoli, Alon, Messaris, Ioannis, Demirkol, Ahmet Samil, Dong, Bowei, Aggarwal, Samarth, Wan, Weier, Hong, Seok-Man, Cardwell, Suma George, Boybat, Irem, Seo, Jae-sun, Lee, Jang-Sik, Lanza, Mario, Yeon, Hanwool, Onen, Murat, Li, Ju, and Yildiz, Bilge
- Published
- 2023
- Full Text
- View/download PDF
5. A phase-change memory model for neuromorphic computing.
- Author
-
Nandakumar, S. R., Le Gallo, Manuel, Boybat, Irem, Rajendran, Bipin, Sebastian, Abu, and Eleftheriou, Evangelos
- Subjects
NONVOLATILE memory ,PHASES of matter ,ELECTRIC admittance ,NEUROMORPHICS ,ARTIFICIAL neural networks - Abstract
Phase-change memory (PCM) is an emerging non-volatile memory technology that is based on the reversible and rapid phase transition between the amorphous and crystalline phases of certain phase-change materials. The ability to alter the conductance levels in a controllable way makes PCM devices particularly well-suited for synaptic realizations in neuromorphic computing. A key attribute that enables this application is the progressive crystallization of the phase-change material and subsequent increase in device conductance by the successive application of appropriate electrical pulses. There is significant inter- and intra-device randomness associated with this cumulative conductance evolution, and it is essential to develop a statistical model to capture this. PCM also exhibits a temporal evolution of the conductance values (drift), which could also influence applications in neuromorphic computing. In this paper, we have developed a statistical model that describes both the cumulative conductance evolution and conductance drift. This model is based on extensive characterization work on 10 000 memory devices. Finally, the model is used to simulate the supervised training of both spiking and non-spiking artificial neuronal networks. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
6. ML-HW Co-Design of Noise-Robust TinyML Models and Always-On Analog Compute-in-Memory Edge Accelerator.
- Author
-
Zhou, Chuteng, Redondo, Fernando Garcia, Buchel, Julian, Boybat, Irem, Comas, Xavier Timoneda, Nandakumar, S. R., Das, Shidhartha, Sebastian, Abu, Le Gallo, Manuel, and Whatmough, Paul N.
- Subjects
PHASE change memory ,NONVOLATILE memory ,DATA conversion ,PARTICIPATORY design ,INTERNET of things - Abstract
Always-on TinyML perception tasks in Internet of Things applications require very high energy efficiency. Analog compute-in-memory (CiM) using nonvolatile memory (NVM) promises high energy efficiency and self-contained on-chip model storage. However, analog CiM introduces new practical challenges, including conductance drift, read/write noise, fixed analog-to-digital (ADC) converter gain, etc. These must be addressed to achieve models that can be deployed on analog CiM with acceptable accuracy loss. This article describes AnalogNets: TinyML models for the popular always-on tasks of keyword spotting (KWS) and visual wake word (VWW). The model architectures are specifically designed for analog CiM, and we detail a comprehensive training methodology, to retain accuracy in the face of analog nonidealities, and low-precision data converters at inference time. We also describe AON-CiM, a programmable, minimal-area phase-change memory (PCM) analog CiM accelerator, with a layer-serial approach to remove the cost of complex interconnects associated with a fully pipelined design. We evaluate the AnalogNets on a calibrated simulator, as well as real hardware, and find that accuracy degradation is limited to 0.8%/1.2% after 24 h of PCM drift (8 bits) for KWS/VWW. AnalogNets running on the 14-nm AON-CiM accelerator demonstrate 8.55/26.55/56.67 and 4.34/12.64/25.2 TOPS/W for KWS and VWWs with 8-/6-/4-bit activations, respectively. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
7. Editorial: Hardware for artificial intelligence.
- Author
-
Boybat, Irem, Payvand, Melika, Rhodes, Oliver, and Serb, Alexander
- Subjects
ARTIFICIAL intelligence ,HARDWARE - Published
- 2022
- Full Text
- View/download PDF
8. Mixed-Precision Deep Learning Based on Computational Memory.
- Author
-
Nandakumar, S. R., Le Gallo, Manuel, Piveteau, Christophe, Joshi, Vinay, Mariani, Giovanni, Boybat, Irem, Karunaratne, Geethan, Khaddam-Aljameh, Riduan, Egger, Urs, Petropoulos, Anastasios, Antonakopoulos, Theodore, Rajendran, Bipin, Sebastian, Abu, and Eleftheriou, Evangelos
- Subjects
CONVOLUTIONAL neural networks ,DEEP learning ,SPEECH perception ,ARTIFICIAL intelligence ,IMAGE recognition (Computer vision) ,VISUAL memory - Abstract
Deep neural networks (DNNs) have revolutionized the field of artificial intelligence and have achieved unprecedented success in cognitive tasks such as image and speech recognition. Training of large DNNs, however, is computationally intensive and this has motivated the search for novel computing architectures targeting this application. A computational memory unit with nanoscale resistive memory devices organized in crossbar arrays could store the synaptic weights in their conductance states and perform the expensive weighted summations in place in a non-von Neumann manner. However, updating the conductance states in a reliable manner during the weight update process is a fundamental challenge that limits the training accuracy of such an implementation. Here, we propose a mixed-precision architecture that combines a computational memory unit performing the weighted summations and imprecise conductance updates with a digital processing unit that accumulates the weight updates in high precision. A combined hardware/software training experiment of a multilayer perceptron based on the proposed architecture using a phase-change memory (PCM) array achieves 97.73% test accuracy on the task of classifying handwritten digits (based on the MNIST dataset), within 0.6% of the software baseline. The architecture is further evaluated using accurate behavioral models of PCM on a wide class of networks, namely convolutional neural networks, long-short-term-memory networks, and generative-adversarial networks. Accuracies comparable to those of floating-point implementations are achieved without being constrained by the non-idealities associated with the PCM devices. A system-level study demonstrates 172 × improvement in energy efficiency of the architecture when used for training a multilayer perceptron compared with a dedicated fully digital 32-bit implementation. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
9. Neuromorphic computing with multi-memristive synapses.
- Author
-
Boybat, Irem, Le Gallo, Manuel, Nandakumar, S. R., Moraitis, Timoleon, Parnell, Thomas, Tuma, Tomas, Rajendran, Bipin, Leblebici, Yusuf, Sebastian, Abu, and Eleftheriou, Evangelos
- Abstract
Neuromorphic computing has emerged as a promising avenue towards building the next generation of intelligent computing systems. It has been proposed that memristive devices, which exhibit history-dependent conductivity modulation, could efficiently represent the synaptic weights in artificial neural networks. However, precise modulation of the device conductance over a wide dynamic range, necessary to maintain high network accuracy, is proving to be challenging. To address this, we present a multi-memristive synaptic architecture with an efficient global counter-based arbitration scheme. We focus on phase change memory devices, develop a comprehensive model and demonstrate via simulations the effectiveness of the concept for both spiking and non-spiking neural networks. Moreover, we present experimental results involving over a million phase change memory devices for unsupervised learning of temporal correlations using a spiking neural network. The work presents a significant step towards the realization of large-scale and energy-efficient neuromorphic computing systems. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
10. Neuromorphic computing using non-volatile memory.
- Author
-
Burr, Geoffrey W., Shelby, Robert M., Sebastian, Abu, Kim, Sangbum, Kim, Seyoung, Sidler, Severin, Virwani, Kumar, Ishii, Masatoshi, Narayanan, Pritish, Fumarola, Alessandro, Sanches, Lucas L., Boybat, Irem, Le Gallo, Manuel, Moon, Kibong, Woo, Jiyoo, Hwang, Hyunsang, and Leblebici, Yusuf
- Published
- 2017
- Full Text
- View/download PDF
11. Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element.
- Author
-
Burr, Geoffrey W., Shelby, Robert M., Sidler, Severin, di Nolfo, Carmelo, Jang, Junwoo, Boybat, Irem, Shenoy, Rohit S., Narayanan, Pritish, Virwani, Kumar, Giacometti, Emanuele U., Kurdi, Bulent N., and Hwang, Hyunsang
- Subjects
ARTIFICIAL neural networks ,MACHINE learning ,PERCEPTRONS ,PHASE change memory ,NONVOLATILE memory ,SYNAPSES - Abstract
Using two phase-change memory devices per synapse, a three-layer perceptron network with 164 885 synapses is trained on a subset (5000 examples) of the MNIST database of handwritten digits using a backpropagation variant suitable for nonvolatile memory (NVM) + selector crossbar arrays, obtaining a training (generalization) accuracy of 82.2% (82.9%). Using a neural network simulator matched to the experimental demonstrator, extensive tolerancing is performed with respect to NVM variability, yield, and the stochasticity, linearity, and asymmetry of the NVM-conductance response. We show that a bidirectional NVM with a symmetric, linear conductance response of high dynamic range is capable of delivering the same high classification accuracies on this problem as a conventional, software-based implementation of this same network. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.