12 results on '"Cho, Hyungmin"'
Search Results
2. Sensitive Resource and Traffic Density Risk Analysis of Marine Spill Accidents Using Automated Identification System Big Data
- Author
-
Kim, Eunlak, Cho, Hyungmin, Kim, Namgyun, Kim, Eunjin, Ryu, Jewan, and Park, Heekyung
- Published
- 2020
- Full Text
- View/download PDF
3. GPU-based acceleration of the Linear Complexity Test for random number generator testing
- Author
-
Kim, HyungGyoon, Cho, Hyungmin, and Pyo, Changwoo
- Published
- 2019
- Full Text
- View/download PDF
4. Machine-Learning-Based Compact Modeling for Sub-3-nm-Node Emerging Transistors.
- Author
-
Woo, SangMin, Jeong, HyunJoon, Choi, JinYoung, Cho, HyungMin, Kong, Jeong-Taek, and Kim, SoYoung
- Subjects
ARTIFICIAL neural networks ,FIELD-effect transistors - Abstract
In this paper, we present an artificial neural network (ANN)-based compact model to evaluate the characteristics of a nanosheet field-effect transistor (NSFET), which has been highlighted as a next-generation nano-device. To extract data reflecting the accurate physical characteristics of NSFETs, the Sentaurus TCAD (technology computer-aided design) simulator was used. The proposed ANN model accurately and efficiently predicts currents and capacitances of devices using the five proposed key geometric parameters and two voltage biases. A variety of experiments were carried out in order to create a powerful ANN-based compact model using a large amount of data up to the sub-3-nm node. In addition, the activation function, physics-augmented loss function, ANN structure, and preprocessing methods were used for effective and efficient ANN learning. The proposed model was implemented in Verilog-A. Both a global device model and a single-device model were developed, and their accuracy and speed were compared to those of the existing compact model. The proposed ANN-based compact model simulates device characteristics and circuit performances with high accuracy and speed. This is the first time that a machine learning (ML)-based compact model has been demonstrated to be several times faster than the existing compact model. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
5. FARNN: FPGA-GPU Hybrid Acceleration Platform for Recurrent Neural Networks.
- Author
-
Cho, Hyungmin, Lee, Jeesoo, and Lee, Jaejin
- Subjects
- *
RECURRENT neural networks , *GRAPHICS processing units , *FIELD programmable gate arrays - Abstract
GPU-based platforms provide high computation throughput for large mini-batch deep neural network computations. However, a large batch size may not be ideal for some situations, such as aiming at low latency, training on edge/mobile devices, partial retraining for personalization, and having irregular input sequence lengths. GPU performance suffers from low utilization especially for small-batch recurrent neural network (RNN) applications where sequential computations are required. In this article, we propose a hybrid architecture, called FARNN, which combines a GPU and an FPGA to accelerate RNN computation for small batch sizes. After separating RNN computations into GPU-efficient and GPU-inefficient tasks, we design special FPGA computation units that accelerate the GPU-inefficient RNN tasks. FARNN off-loads the GPU-inefficient tasks to the FPGA. We evaluate FARNN with synthetic RNN layers of various configurations on the Xilinx UltraScale+ FPGA and the NVIDIA P100 GPU in addition to evaluating it with real RNN applications. The evaluation result indicates that FARNN outperforms the P100 GPU platform for RNN training by up to 4.2 $\times {}$ × with small batch sizes, long input sequences, and many RNN cells per layer. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
6. Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience).
- Author
-
Cheng, Eric, Mirkhani, Shahrzad, Szafaryn, Lukasz G., Cher, Chen-Yong, Cho, Hyungmin, Skadron, Kevin, Stan, Mircea R., Lilja, Klas, Abraham, Jacob A., Bose, Pradip, and Mitra, Subhasish
- Subjects
CROSS layer optimization ,SOFT errors ,FLIP-flop circuits ,FAULT tolerance (Engineering) ,LOGIC circuits - Abstract
We present cross-layer exploration for architecting resilience, a first of its kind framework which overcomes a major challenge in the design of digital systems that are resilient to reliability failures: achieve desired resilience targets at minimal costs (energy, power, execution time, and area) by combining resilience techniques across various layers of the system stack (circuit, logic, architecture, software, and algorithm). This is also referred to as cross-layer resilience. In this paper, we focus on radiation-induced soft errors in processor cores. We address both single-event upsets and single-event multiple upsets in terrestrial environments. Our framework automatically and systematically explores the large space of comprehensive resilience techniques and their combinations across various layers of the system stack (586 cross-layer combinations in this paper), derives cost-effective solutions that achieve resilience targets at minimal costs, and provides guidelines for the design of new resilience techniques. Our results demonstrate that a carefully optimized combination of circuit-level hardening, logic-level parity checking, and micro-architectural recovery provides a highly cost-effective soft error resilience solution for general-purpose processor cores. For example, a $50 {\times }$ improvement in silent data corruption (SDC) rate is achieved at only 2.1% energy cost for an out-of-order core (6.1% for an in-order core) with no speed impact. However, (application-aware) selective circuit-level hardening alone, guided by a thorough analysis of the effects of soft errors on application benchmarks, provides a cost-effective soft error resilience solution as well (with ~1% additional energy cost for a $50{\times }$ improvement in SDC rate). [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
7. ALS-linked mutant SOD1 proteins promote Aβ aggregates in ALS through direct interaction with Aβ.
- Author
-
Jang, Ja-Young, Cho, Hyungmin, Park, Hye-Yoon, Rhim, Hyangshuk, and Kang, Seongman
- Subjects
- *
SUPEROXIDE dismutase , *PATHOPHYSIOLOGY of amyotrophic lateral sclerosis , *TREATMENT of neurodegeneration , *AMYOTROPHIC lateral sclerosis treatment , *AMYLOID , *PHYSIOLOGY , *THERAPEUTICS - Abstract
Amyotrophic lateral sclerosis (ALS) is a neurodegenerative disease characterized by progressive degeneration of motor neurons. Aggregation of ALS-linked mutant Cu/Zn superoxide dismutase (SOD1) is a hallmark of a subset of familial ALS (fALS). Recently, intracellular amyloid-β (Aβ) is detected in motor neurons of both sporadic and familial ALS. We have previously shown that intracellular Aβ specifically interacts with G93A, an ALS-linked SOD1 mutant. However, little is known about the pathological and biological effect of this interaction in neurons. In this study, we have demonstrated that the Aβ-binding region is exposed on the SOD1 surface through the conformational changes due to misfolding of SOD1. Interestingly, we found that the intracellular aggregation of Aβ is enhanced through the direct interaction of Aβ with the Aβ-binding region exposed to misfolded SOD1. Ultimately, increased Aβ aggregation by this interaction promotes neuronal cell death. Consistent with this result, Aβ aggregates was three-fold higher in the brains of G93A transgenic mice than those of non Tg. Our study provides the first direct evidence that Aβ, an AD-linked factor, is associated to the pathogenesis of ALS and provides molecular clues to understand common aggregation mechanisms in the pathogenesis of neurodegenerative diseases. Furthermore, it will provide new insights into the development of therapeutic approaches for ALS. [ABSTRACT FROM AUTHOR]
- Published
- 2017
- Full Text
- View/download PDF
8. System-Level Effects of Soft Errors in Uncore Components.
- Author
-
Cho, Hyungmin, Cheng, Eric, Shepherd, Thomas, Cher, Chen-Yong, and Mitra, Subhasish
- Subjects
- *
SOFT errors , *SYSTEMS on a chip , *RANDOM access memory , *FIELD programmable gate arrays , *ELECTRIC power - Abstract
The effects of soft errors in processor cores have been widely studied. However, little has been published about soft errors in uncore components, such as the memory subsystem and I/O controllers, of a system-on-a-chip (SoC). In this paper, we study how soft errors in uncore components affect system-level behaviors. We have created a new mixed-mode simulation platform that combines simulators at two different levels of abstraction, and achieves 20~000\times speedup over register-transfer-level-only simulation. Using this platform, we present the first study of the system-level impact of soft errors inside various uncore components of a large-scale, multicore SoC using the industrial-grade, open-source OpenSPARC T2 SoC design. Our results show that soft errors in uncore components can significantly impact system-level reliability. We also demonstrate that uncore soft errors can create major challenges for traditional system-level checkpoint recovery techniques. To overcome such recovery challenges, we present a new replay recovery technique for uncore components belonging to the memory subsystem. For the L2 cache controller and the dynamic random-access memory controller components of OpenSPARC T2, our new technique reduces the probability that an application run fails to produce correct results due to soft errors by more than 50 \times with 1.82% and 2.58% chip-level area and power impact, respectively. [ABSTRACT FROM AUTHOR]
- Published
- 2017
- Full Text
- View/download PDF
9. Optimal Water Backwashing Condition in Combined Water Treatment of Alumina Microfiltration and PP Beads.
- Author
-
Cho, Hyungmin, Yoon, Gihoon, Kim, Minjae, and Park, Jin Yong
- Published
- 2022
- Full Text
- View/download PDF
10. Gallager B Decoder on Noisy Hardware.
- Author
-
Tabatabaei Yazdi, S. M. Sadegh, Cho, Hyungmin, and Dolecek, Lara
- Subjects
- *
DECODERS (Electronics) , *TELECOMMUNICATION systems , *DATA transmission systems , *LOW density parity check codes , *APPROXIMATION theory , *EMULATION software - Abstract
Conventional communications theory assumes that the data transmission is noisy but the processing at the receiver is entirely error-free. Such assumptions may have to be revisited for advanced (silicon) technologies in which hardware failures are a major concern at the system-level. Hence, it is important to characterize the performance of a communication system with both noisy processing components and noisy data transmission. Coding systems based on low-density parity check (LDPC) codes are widely used for a variety of applications. In this paper, we focus on probabilistic analysis of the LDPC Gallager B decoder built out of faulty components. Using the density evolution technique, we find approximations for the optimal threshold of the decoder and the symbol error rate (SER) of the decoded sequence as functions of both the channel error rate and error rates of the decoder components, for both binary and non-binary regular LDPC codes. Furthermore, we study the convergence of the output SER and the decoding threshold of the decoder for different ranges of error rates. We verify our results using MATLAB simulations and hardware emulation of noisy decoders. Results presented in this paper can serve as systematic design guidelines in resource allocation for noisy decoders. Informed resource allocation is of particular relevance to emerging data storage and processing applications that need to maintain high levels of reliability despite hardware errors in advanced technologies. [ABSTRACT FROM AUTHOR]
- Published
- 2013
- Full Text
- View/download PDF
11. ERSA: Error Resilient System Architecture for Probabilistic Applications.
- Author
-
Cho, Hyungmin, Leem, Larkhoon, and Mitra, Subhasish
- Subjects
- *
ERROR rates , *COMPUTER input-output equipment , *ROBUST control , *COMPUTER architecture , *RELIABILITY in engineering , *PROBABILITY theory , *COMPUTER software execution - Abstract
There is a growing concern about the increasing vulnerability of future computing systems to errors in the underlying hardware. Traditional redundancy techniques are expensive for designing energy-efficient systems that are resilient to high error rates. We present \bf \underlineError∼\underlineResilient∼\underlineSystem∼\underlineArchitecture (ERSA), a robust system architecture which targets emerging killer applications such as recognition, mining, and synthesis (RMS) with inherent error resilience, and ensures high degrees of resilience at low cost. Using the concept of configurable reliability, ERSA may also be adapted for general-purpose applications that are less resilient to errors (but at higher costs). While resilience of RMS applications to errors in low-order bits of data is well-known, execution of such applications on error-prone hardware significantly degrades output quality (due to high-order bit errors and crashes). ERSA achieves high error resilience to high-order bit errors and control flow errors (in addition to low-order bit errors) using a judicious combination of the following key ideas: 1) asymmetric reliability in many-core architectures; 2) error-resilient algorithms at the core of probabilistic applications; and 3) intelligent software optimizations. Error injection experiments on a multicore ERSA hardware prototype demonstrate that, even at very high error rates of 20 errors/flip-flop/10^8 cycles (equivalent to 25000 errors/core/s), ERSA maintains 90% or better accuracy of output results, together with minimal impact on execution time, for probabilistic applications such as K-Means clustering, LDPC decoding, and Bayesian network inference. In addition, we demonstrate the effectiveness of ERSA in tolerating high rates of static memory errors that are characteristic of emerging challenges related to SRAM Vccmin problems and erratic bit errors. [ABSTRACT FROM AUTHOR]
- Published
- 2012
- Full Text
- View/download PDF
12. Transparent GPU memory management for DNNs.
- Author
-
Park, Jungho, Cho, Hyungmin, Jung, Wookeun, and Lee, Jaejin
- Published
- 2018
- Full Text
- View/download PDF
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.