Search

By run-time characteristic analysis of parallel workloads, we found that a majority of shared data accesses of parallel workload has temporal locality. Based on this characteristic, we present a sharing relation cache (SRC for short) based CMP architecture, saving recently used sharing relations to provide destination set information for following cache-to-cache miss requests. Token-SRC protocol integrates SRC into token protocol,reducing network traffic of token protocol.Simulations using SPLASH-2 benchmarks show that, a 16-core CMP system with token-SRC achieved average 15% network traffic reduction of that with token protocol. [ABSTRACT FROM AUTHOR]

By exploring thread-level parallelism, chip multiprocessor(CMP) can dramatically improve the performance of server and commercial applications. However, complex CMP chip architecture made debugging work time-consuming and rather hard. In this paper, based on the experience of debugging CMP simulator ThumpCMP, we present a set of acceleration techniques, including automatic cache-coherence check, fast error location, and workload rerun times reducing technique. The set of techniques have been demonstrated to be able to make CMP chip debugging work much easier and much faster. [ABSTRACT FROM AUTHOR]

A chapter from the book "New Perspectives on Rhetorical Invention," edited by Janet Atwill and Janice Lauer is presented. It argues on the potential of long-established cultural traditions to foster a democratic spirit and help invent a modern day rhetorical culture in China. It uses Western rhetorical concepts and rhetorical thoughts of ancient Chinese Taoist Zhuang Zi which are radically democratic and rhetorical. It concludes that Zhuang Zi is a complex and comprehensive view of discourse.