197 results on '"Li, Geng"'
Search Results
2. 19.4 A 0.07 mm2 20-to-23.8GHz 8-phase Oscillator Incorporating Magnetic + Dual-Injection Coupling Achieving 189.2dBc/Hz FoM@10 MHz and 200.7dBc/Hz FoMA in 65nm CMOS.
3. An Integrated Burst-Mode 2R Receiver Employing Fast Residual Offset Canceller for XGS-PON in 40-nm CMOS.
4. A High Energy Efficiency Discrete-Time Σ Δ Modulator Based on Floating Inverter Amplifier.
5. Gait Recognition with Various Data Modalities: A Review.
6. A 94.5% Peak Efficiency, 14mV Output Ripple SC-Buck Step-Up Converter with 1.2-to-5V Output Achieving 20.2% Enhanced Power Efficiency in New PMU Architecture for SoCs.
7. A 10.8 nJ/Detection ECG Processor Based on DWT and SVM for Real-Time Arrhythmia Detection.
8. A Hardware Architecture of Feature Extraction for Real-Time Visual SLAM.
9. A 12bit 160MS/s Pipelined SAR ADC with a MOS Self-Biased Cascoded Ring Amplifier.
10. A 28/56 Gb/s NRZ/PAM-4 Dual-Mode Transceiver in 28-nm CMOS.
11. A 13.5-to-28.8GHz 72.3%-Locking Range Multi-Phase Injection-Locked Frequency Tripler with Improved Output Power and Wideband Subharmonic-Spur Rejection in 28nm CMOS.
12. Design of Ship Engine Speed System Based on RBF Neural Network PID Control.
13. A 320×240 I-ToF CMOS Image Sensor with 2-Tap 5.6µm Pixel and Mismatch-Nonlinearity Suppression.
14. A 12-Bit 100MS/s SAR ADC with Digital Error Correction and High-Speed LMS-Based Background Calibration.
15. A 98.1-dB SNDR 188-dB FoMS Noise-Shaping SAR ADC Using Series Connection Capacitors.
16. A Low-Noise Stacked Differential Optical Receiver in 0.18-μm CMOS.
17. A 0.025% DC Current Mismatch Charge Pump for PLL Applications.
18. A Power Efficient ECG Front-End with Input-Adaptive Gain Reaching 67.6-dB Dynamic Range.
19. A 112-Gb/s PAM-4 Linear Optical Receiver in 130-nm SiGe BiCMOS.
20. A Two-step SAR ADC with Synchronous DEM Calibration Achieving Up to 15% Power Reduction.
21. An Open-loop Digitally Controlled Supply Modulator for Wideband Envelope Tracking.
22. Research on Reactive Power Optimization Control in Distribution Grid Considering Distributed Generators
23. Prediction Method for Transmission Line Fault Probability under Ice Disasters by Modified BPNN
24. A Single-input Dual-output Three-level Buck Converter for SoC Applications.
25. A 92.7% Peak Efficiency 48/1V DSD Power Converter with 102mV Droop and 1.6µs Settling Time for a 1A/10ns Load Transient.
26. A Cap-Less High PSR and Low Output Noise Low-Dropout Regulator for Cryogenic Applications.
27. A 0.3 V-4 V Input Voltage Range, 0.7 V Cold Start Boost Converter with 1 V Internal Voltage Supply Generator by Using 0.18 µm CMOS Process for Energy Harvesting Application.
28. A Wideband and High Output Swing Analog Frontend Circuit for FMCW LiDAR.
29. A 30W and 95% Efficiency Class-E Wireless Power Transfer Transmitter with Vector Algorithm Control.
30. A 10/2.5-Gb/s Hyper-Supplied CMOS Low-Noise Burst-Mode TIA with Loud Burst Protection and Gearbox Automatic Offset Cancellation for XGS-PON.
31. A Stacked 4×25 Gb/s Optical Receiver in 28 nm CMOS with 0.154 mW/Gb/s Power Efficiency.
32. Research on Artificial Intelligence Visualization Application under Internet of Things Big Data.
33. A Multi-Channel 1.52 µVrms Front End with Orthogonal Frequency Chopping for Neural Recording Applications.
34. A 2.4-GHz ΔΣ Fractional-N Synthesizer with Space-Time Averaging for Noise Reduction.
35. High-Voltage Driver for Fully-Integrated Piezoelectric Inkjet Printhead Module.
36. An Accurate and Efficient Method for Eliminating the Requirement of Coherent Sampling in Multi-Tone Test.
37. A Near-Zero-Power Temperature Sensor with ±0.24 °C Inaccuracy Using Only Standard CMOS Transistors for IoT Applications.
38. Low-Noise High-Linearity 56Gb/s PAM-4 Optical Receiver in 45nm SOI CMOS.
39. A Dual-Path Open-Loop CMOS Slew-Rate Controlled Output Driver with low PVT Variation.
40. Design of A Low-Supply Sensitivity LC VCO with Complementary Varactors.
41. Single-stage dual-output AC-DC converter for wireless power transmission.
42. Exploring Resource-Aware Deep Neural Network Accelerator and Architecture Design.
43. FORECAST-CLSTM: A New Convolutional LSTM Network for Cloudage Nowcasting.
44. Active Rectifiers in Wireless Power Transmission Systems.
45. A Dipole Antenna with 2-Stage Cross-Coupled Active RBR for 2.45 GHz Energy Harvesting Application.
46. A 20~20 KHz Active Rectifier with Adaptive Delay Time Control and 1000X Frequency Detecting Techniques for Acoustic Wave Energy Harvesting.
47. Resonant Gate Driver for High Speed GaN HMET with dV/dt Control.
48. A 47K Noise Temperature CMOS S-band LNA for Cryogenic Applications.
49. A High Power Supply Rejection and Low Noise Low-Dropout Regulator for Voltage Controlled Oscillator.
50. A 100GBaud Optical Receiver Front-End in 90nm SiGe BiCMOS.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.