Search

This paper proposes a novel dual input nine-level inverter (DINLI) topology which requires only seven controllable devices. The dual inputs are un-identical DC voltage sources in the ratio 1:3. A simple control scheme is derived by appropriately modifying the phase disposition pulse width modulation technique to generate high-quality 9-level output from the DINLI topology. At any given instant, a maximum of four switches conduct out of which only a maximum of two switches operate at high frequency, bringing down the switching and conduction losses significantly and improving the overall system efficiency. The bidirectional DINLI (BDINLI) topology with reactive power capability can be realized by replacing the unidirectional devices with the controlled switches (i.e., total nine switches). In addition, the proposed DINLI topology does not require extra voltage balancing circuits which further improves the efficiency. The DINLI operation is verified through MATLAB simulations for grid-connected applications and its extension to an n-level, 3-phase application is also investigated. Experiments performed on a 1KVA laboratory prototype to validate the theoretical claims. [ABSTRACT FROM AUTHOR]

Two-stage AC-DC converters are considered as a prominent solution for DC-type electric vehicle (EV) chargers. However, this kind of architecture suffers from high switching losses with large heatsink and DC-link capacitor volume. To relieve this issue, this paper presents a new hybrid modulation for DC-type EV chargers, where a two-phase clamped discontinuous pulse-width-modulation (DPWM) in the front-end circuit is cooperated with the variable frequency triangular-current-mode (TCM) zero voltage switching (ZVS) or its simplified implementation, i.e., boundary-ZVS (B-ZVS) strategy, in the back-end circuit. The former can stop the switching actions in the front-end stage during two-thirds of the grid period, while the AC currents are at their highest values, which can yield to the best switching loss reduction and deliver high power factor operation. Besides, TCM-ZVS or B-ZVS modulations can achieve ZVS turn-on action for all semiconductors during all operating range in the DC-DC stage to further reduce the power losses on the semiconductors. With such characteristics, the proposed strategies can reduce the switching losses of the system to the best extent, and thus allow an enhancement of the system power density by improving the power conversion efficiency. The proposed strategy is described, analyzed, validated, and benchmarked in a 5 kW SMD SiC MOSFET-based two-stage AC-DC converter. A 99% power efficiency can be achieved with the solution implementing the TCM-ZVS strategy at an output voltage of 400 V and rated power. [ABSTRACT FROM AUTHOR]

An improved two-stage model predictive current control (MPCC) for three-phase three-level converters in the paper, which can simultaneously achieve common-mode voltage (CMV) reduction, effective dc-link capacitor voltage control, and decreased computational burden, is proposed. Compared to the other current control strategies, it has the capability of handling multiple control objectives and possesses a simple structure. Furthermore, it greatly reduces the CMV since the peak CMVs of all the candidate voltage vectors are constrained to be less than one sixth of the dc-link voltage. In addition, an optimal two-stage voltage vector selection mechanism is employed in the proposed method. It helps to significantly reduce the computational complexity. Simulation and experimental results are provided to verify the effectiveness of the proposed method. [ABSTRACT FROM AUTHOR]