Search

This paper presents a new feed-forward strategy for suppressing low-order harmonic circulating currents in pulsewidth-modulated (PWM) based modular multilevel converters (MMCs). The approach is based on the new average model approach established in this paper, which identifies cross-coupling interactions between the system-level and submodule elements using decomposed dependent sources. As well as improving the damping of the system, the major advantage of this approach is that it maintains the natural DC bus balance property of a PWM modulated MMC by considering the upper and lower arms together (unlike existing feed-forward schemes which treat each MMC arm independently). Moreover, unlike existing direct control resonant strategies, which require careful gain tuning and are highly dependent on the ac system frequency, the proposed approach achieves wideband circulating current ripple suppression without requiring knowledge of the circulating current harmonic frequencies and needs only a simple proportional–integral (PI) controller to regulate the circulating current dc component for power balance. This makes it particularly suitable for use in multifrequency or variable-frequency ac systems. Extensive simulation and matching experimental results, including steady-state and transient responses compared against existing circulating current suppression approaches, validate the effectiveness and benefits of this new feed-forward compensation technique. [ABSTRACT FROM PUBLISHER]

Many publications have been presented on the modulation and control of the modular multilevel converter, some of which are based on phase-shifted carrier modulation. This paper presents an analysis of how the switching frequency affects the capacitor voltages, circulating currents, and alternating voltages using phase-shifted carrier modulation. It is found that switching frequencies that are integer multiples of the fundamental frequency should be avoided as they can cause the capacitor voltages to diverge. Suitable switching frequencies are derived for which the arm and line quantities will be periodic with symmetric operating conditions in the upper and lower arms. Thus, the practical outcome of this paper is a detailed description of how the switching frequency should be chosen in order to achieve advantageous operating conditions. The theoretical results from the analysis are validated by both simulations and experimental results. [ABSTRACT FROM AUTHOR]

This paper discusses the use of a cascaded multilevel converter for flexible power conditioning in smart-grid applications. The main feature of the proposed scheme is the use of independent dc links with reduced voltages, which makes such a topology an ideal candidate for medium- and high-power applications with increased reliability. The developed control strategy regulates independent dc-link voltages in each H-bridge cell, and allows the selective and flexible compensation of disturbing currents under a variety of voltage conditions without requiring any reference frame transformation. The selective control strategies are based on the decompositions proposed in the conservative power theory, which result in several current-related terms associated with specific load characteristics. These current components are independent of each other and may be used to define different compensation strategies, which can be selective in minimizing particular effects of disturbing loads. Experimental results are provided to validate the possibilities and performance of the proposed control strategies, considering ideal and deteriorated voltage conditions. [ABSTRACT FROM PUBLISHER]

This paper presents a theoretical harmonic analysis of phase disposition (PD) and phase-shifted carrier pulse-width modulation strategies for modular multilevel converters (MMCs). It is shown that when these strategies are implemented on a per MMC arm basis, their spectral performances converge because of cancellation of odd carrier sideband groups between each phase leg's arms. An improved PD modulation strategy is then presented that uses a single PD modulator for the entire phase leg, followed by a state machine decoder that evenly distributes switching pulses to all submodules across the phase leg upper and lower arms to balance the distribution of submodule commutation events. The resulting strategy achieves optimum phase leg PD spectral performance and also achieves natural voltage balancing of the MMC submodules. All theoretical findings are supported by simulation and experimental results obtained using a five-level MMC prototype. [ABSTRACT FROM AUTHOR]

A new zero-sequence circulating current (ZSCC) reduction method for multimodule voltage source inverters (MVSIs) consisting of P three-phase inverters that are connected in parallel is proposed in this paper. Four-switch inverter modules are used instead of the conventional six-switch modules to reduce the cost. In this paper, the effectiveness of the proposed ZSCC reduction method is studied using selective harmonic elimination pulse width modulation. The proposed ZSCC reduction method can remove about P times the number of harmonics using the same switching frequency as compared to more conventional methods, as explained later in this paper. The concepts discussed in the paper are confirmed with results obtained from an MVSI experimental prototype. [ABSTRACT FROM AUTHOR]

Distributed energy resources (DERs) are expected to provide ancillary functions including reactive power generation and harmonics compensation. Meanwhile, multilevel inverters and two-level converters with optimal pulsewidth modulation (OPWM) will be commonly used for DERs at high power levels. The challenge is to realize harmonic compensation with limited switching angles. This paper presents an online solution to realize the selective harmonics compensation (SHC), and power generation with DERs. For harmonics compensation, the selective harmonic components in the load current are detected. Then, the harmonic voltages are provided with DERs to cancel out these detected components. Since the power converter is requested to realize both harmonics filtering and power generation, limitations on harmonics compensation at the given power are discussed. Power hardware-in-the-loop-based online verifications are shown at the end of the paper. [ABSTRACT FROM AUTHOR]

The purpose of this paper is to investigate the impact of switching harmonics on the instantaneous power distribution in the cells of a cascaded H-bridge-based STATCOM when using phase-shifted pulse width modulation. The case of high- and low-switching frequency for the converter cells is investigated and the interaction between voltage and current harmonics is analyzed. It is shown that in both cases, this interaction results in an uneven power distribution among the cells in the same phase leg, leading to drifting of the dc-capacitor voltages and thereby the need for proper stabilization control loops. It is also shown that the selected frequency modulation ratio affects the active power distribution among the cells. In particular, the selection of a noninteger frequency modulation ratio helps in providing a more uniform power distribution among cells of the same phase leg, thus contributing to the capacitors balancing. A methodology for optimal selection of the frequency modulation ratio is given. Theoretical conclusions are validated through simulation and experimental results. [ABSTRACT FROM AUTHOR]

Multimodule converter-based high-voltage dc (HVDC) power transmission incorporates numerous voltage-source converters (VSCs) connected in series/parallel to provide increased voltage/current and, hence, power ratings. When a selective harmonic elimination pulsewidth-modulation (SHE-PWM) technique is employed, the switching losses of the VSC modules are reduced but the voltages of the series-connected dc capacitors are not naturally balanced. In this paper, a voltage-balancing technique is reported. The technique relies on monitoring the voltage of each dc capacitor and when such voltage exceeds its preset band, the realization of the multilevel waveform reallocates the task to another VSC module to ensure that voltage balance between all capacitors is achieved. Three-phase bipolar VSC modules are considered in this paper and each one is modulated by a precalculated multilevel SHE-PWM waveform. The time-domain waveforms and their line-to-line voltage spectra are verified by simulation using PSCAD/EMTDC. The selected results are presented to confirm the viability of the proposed method. [ABSTRACT FROM PUBLISHER]

Interleaving of voltage-source converter (VSC) legs enables higher output currents per phase, effectively increasing the power rating without increasing semiconductor ratings. However, the interleaved operation results in circulating currents between each phase converter legs as well as a zero-sequence circulating current (ZSCC), which become quite prominent when the converters operate with low switching frequencies. This paper demonstrates the interleaved operation of three-level converters under selective harmonic elimination pulsewidth modulation (SHE-PWM). A controller for the circulating current within the legs of each phase is also proposed. The controller is used in combination with optimally selected SHE-PWM patterns to generate the maximum number of voltage levels and minimize the peak value of the circulating current. Simulation and experimental results show the interleaved operation and the effect of SHE-PWM pattern selection in the overall system. [ABSTRACT FROM PUBLISHER]

This paper provides theoretical and experimental discussions on an optimal carrier frequency for a phase-shifted pulsewidth modulation modular multilevel cascade converter for grid connections. The theoretical discussion concludes that a ratio of the optimal carrier frequency with respect to the supply (ac) frequency is 5/2. A three-phase downscaled front-to-front system is designed, constructed, and tested to confirm validity of the theoretical discussion. It consists of a pair of three-phase modular multilevel cascade converters rated at 400 Vdc and 10 kW, where the carrier frequency is set to 450 Hz and the ac frequency to 180 Hz, that is, their ratio is equal to 5/2. Moreover, simulated waveforms are compared to experimental ones under the same operating conditions. Both experimental and simulated waveforms agree well with each other not only in steady states but also in transient states. [ABSTRACT FROM AUTHOR]

This paper proposes a new modulated carrier control method for an interleaved continuous conduction mode (CCM) power factor correction (PFC) boost converter. The proposed method allows precise sinusoidal line current shaping for a PFC boost converter operating in CCM. This is accomplished by simply comparing modulated carrier signal with switch current, such that inner current loop compensation design and rectified line voltage sensing are not required. The proposed control method greatly simplifies current sensing and control circuitry of multiphase converters since average current control is available by just sensing the switch current for each module. This also enables simple current balancing between parallel converters by employing modulated carrier signals with same amplitude. The principle of the control method is presented. The performance of the proposed control method is experimentally verified on a 600-W PFC converter. The measured power factor remains above 94.9% down to 20% of a full load for 110-Vrms and 220-Vrms line voltages. The line current harmonics also meet the IEC61000-3-2 Class D standard. [ABSTRACT FROM AUTHOR]

In this paper, a generalized switching technique for cascaded H -bridge (CHB) converters is proposed. To take advantage of both low- and high-frequency modulation techniques, a hybrid modulation method is utilized. The proposed technique employs the low-frequency switching for voltage balancing of the dc-link capacitors, and the high-frequency sinusoidal pulse-width modulation switching for shaping the input ac current. Using the proposed technique, the stable operating region of CHB converters is extended. The proposed technique is capable of maintaining the dc voltages balanced even under critical operating conditions in which the load of one H-bridge cell is removed. The validity and effectiveness of the proposed method is confirmed by several simulation and experimental tests on a seven-level CHB rectifier. [ABSTRACT FROM AUTHOR]

Cascaded H-bridge multilevel power electronic converters generally require several dc sources. An alternative option is to replace all the separate dc sources feeding the H-bridge cells with capacitors, leaving only one H-bridge cell with a real dc voltage source. This will yield a cost-effective converter. However, the required capacitor voltage balancing is challenging. In this paper, using the phase-shift modulation approach, a new control method for cascaded H-bridge multilevel converters fed with only one independent dc source is presented. The proposed method has a wide voltage regulation range for the replacement capacitors in the H-bridge cells. Experimental and simulation results support the proposed control method. [ABSTRACT FROM PUBLISHER]

The dual-half-controlled-converter (DHCC) is a voltage-source active rectifier which can be considered as a potential alternative to the conventional three-phase six-switch boost rectifier. The DHCC is attractive due to its lower component current rating, immunity to shoot-through, simpler gate drive circuitry, lower semiconductor losses, and fault redundancy. Compared to a six-switch voltage-source-converter and a diode rectifier with a shunt active filter, DHCC presents some advantages and has good potentials for grid-tied and generator-tied applications. In the previous literature, the DHCC was controlled through a hysteresis regulator. This paper discusses in detail the current compensation and harmonic cancellation methodologies and presents improved control techniques for the three-phase three-wire DHCC using interleaved pulsewidth modulation (PWM). Compared with the existing hysteresis controller, the proposed fixed-frequency PWM controllers require smaller filtering elements and/or a lower sampling frequency. Both simulation and experimental results are presented to demonstrate the superiority of the proposed PWM control algorithm. The impacts of input reactor sizing and dc-link voltage rating are analyzed and discussed. [ABSTRACT FROM AUTHOR]

This paper presents a flyback switch-mode rectifier (SMR) with spread harmonic spectrum. The SMR switching control is conducted by a charge-regulated pulsewidth modulation (PWM) scheme with constant turn-on period. The inherently stable discontinuous conduction mode operation is preserved to yield good line drawn power quality. In voltage loop, a quantitatively designed PI feedback controller is augmented with a robust error cancellation control scheme. Further improved dc output voltage regulation and input power quality performances are achieved under varied operating conditions. In spread harmonic spectrum control, the harmonic spectral properties of the developed flyback SMR are first analyzed. Then, the dedicated random switching scheme is developed to let its switch current harmonic spectrum be dispersedly distributed. In the proposed random switching scheme, the PWM turn-off period is modulated using 1-b binary sequence, pseudo random binary sequence, and 4-b binary sequences. Under randomized harmonic spectrum, the SMR control performances are not sacrificed. [ABSTRACT FROM PUBLISHER]

This paper presents a pulsewidth modulation (PWM) algorithm for a three-phase ac–dc rectifier, where the third and fifth harmonics are indicated in the input phase voltages. A mathematical analysis, which includes this voltage harmonic's components, shows that the unity input displacement factor (IDF) can be reached by appropriate evaluation of duty-cycle functions. A PWM algorithm is proposed based on this developed theoretical achievement. This approach enables current sensorless unity IDF rectification. The PWM algorithm is investigated theoretically and verified by simulations and experiment. [ABSTRACT FROM PUBLISHER]

This paper addresses the problem of optimizing space vector PWM (SVM) for interleaved, parallel-connected, three-phase voltage source converters to reduce total harmonic distortion (THD) of the total line current. A systematic approach is presented for designing hybrid SVM schemes involving multiple sequences, including those based on active state division, and different phase shifts to reduce current ripple. First, the effect of different phase shifts on the current ripple is investigated and it is shown that using standard phase shifts yields performance close to optimal. Second, a zone-division plot is generated based on all sequence-phase shift combinations. The plot shows spatial regions within a sector where a certain sequence-phase shift combination results in the lowest rms current ripple in one switching period, and thus represents the optimal hybrid scheme. Lastly, simplified, easy-to-implement quasi-optimal SVM schemes are derived from the zone-division plot based on specific application requirements, and their performances are compared with the optimal scheme. The application of the proposed approach to a two-converter case is discussed in detail. A simple, quasi-optimal SVM scheme is proposed for grid-connected applications with analytical and experimental results confirming significant reduction in current THD. Finally, extension to three- and four-converter cases is discussed. [ABSTRACT FROM AUTHOR]

This paper analyses the natural voltage-balancing characteristic of a three-phase flying capacitor multilevel converter when it is operated under the spectrally optimal Phase Disposition (PD) pulsewidth modulation (PWM) strategy. Using this analysis, it is shown that PD PWM has superior balancing characteristics compared to the phase-shifted carrier PWM strategy, because it places more spectral energy into the differential-mode sideband harmonics that drive the voltage-balancing process. From this understanding, an alternative balance booster filter network connection is proposed that significantly improves the natural balancing response of a flying capacitor converter for either PWM strategy. The analysis is confirmed by extensive simulation and experimental studies. [ABSTRACT FROM AUTHOR]

This paper presents a complete analysis of studying the impact of interleaving on the ripple current in the dc-side passive components of paralleled three-phase voltage-source converters (VSCs). The analysis considers the effects of different pulsewidth modulation scheme, the modulation index, the interleaving angle, and the power factor or displacement angle. In the analysis, the rms value of the total ripple current in the dc-side is used as figure of merit and calculated in the frequency domain. The results obtained show that all of the factors considered can strongly affect the rms value one way or another. Based on the analysis, the interleaving angle-optimization method is shown to minimize the rms in different cases. The effect of circulating currents on the ripple currents in the dc-side passive components is also taken into consideration to perform a more accurate analysis. All the analysis is based on an example system containing two VSCs, but the proposed analysis method in the frequency domain can be easily expandable for multiple paralleled VSCs. Experimental results are used to verify the analysis conducted. [ABSTRACT FROM AUTHOR]

This paper presents a neutral point voltage control strategy for the three-level active neutral point clamped (ANPC) converter using selective harmonic elimination pulsewidth modulation (SHE-PWM). The control strategy introduces a small change in the switching angles, which varies the duty cycle of the zero-level switching state, controls the neutral point current and, therefore, the neutral point voltage. The decision to vary a given switching angle takes into account the polarity of the output currents and the voltage across the lower dc-link capacitor. The effectiveness of the proposed strategy is verified through extensive simulation studies and experimentally validated using a low power laboratory prototype. [ABSTRACT FROM AUTHOR]