Search

Cross-laminated timber (CLT) is a prefabricated solid engineered wood product made of at least three orthogonally bonded layers of solid-sawn lumber that are laminated by gluing longitudinal and transverse layers with structural adhesives to form a solid panel. Previous studies have shown that the CLT buildings can perform well in seismic loading and are recognized as the essential role of connector performance in structural design, modelling, and analysis of CLT buildings. When CLT is composed of high-grade/high-density layers for the outer lamellas and low-grade/low-density for the core of the panels, the CLT panels are herein designated as hybrid CLT panels as opposed to conventional CLT panels that are built using one lumber type for both outer and core lamellas. This paper presents results of a testing program developed to estimate the cyclic performance of CLT connectors applied on hybrid CLT layups. Two connectors are selected, which can be used in wall-to-floor connections. These are readily available in the North American market. Characterization of the performance of connectors is done in two perpendicular directions under a modified CUREE cyclic loading protocol. Depending on the mode of failure, in some cases, testing results indicate that when the nails or screws penetrate the low-grade/low-density core lumber, a statistically significant difference is obtained between hybrid and conventional layups. However, in other cases, due to damage in the face layer or in the connection, force-displacement results for conventional and hybrid CLT layups were not statistically significant., Comment: WCTE 2016 World Conference on Timber Engineering, August 22-25, 2016, Vienna, Austria

This paper describes a CMOS analogy voltage supper buffer designed to have extremely low static current Consumption as well as high current drive capability. A new technique is used to reduce the leakage power of class-AB CMOS buffer circuits without affecting dynamic power dissipation. The name of applied technique is TRANSISTOR GATING TECHNIQUE, which gives the high speed buffer with the reduced low power dissipation (1.105%), low leakage and reduced area (3.08%) also. The proposed buffer is simulated at 45nm CMOS technology and the circuit is operated at 3.3V supply[11]. Consumption is comparable to the switching component. Reports indicate that 40% or even higher percentage of the total power consumption is due to the leakage of transistors. This percentage will increase with technology scaling unless effective techniques are introduced to bring leakage under control. This article focuses on circuit optimization and Design automation techniques to accomplish this goal [9]., Comment: 5 pages, 6 figures, International Journal of Engineering Trends and Technology (IJETT)-Volume 7 Number 1 - Jan 2014

Here in this paper we are presenting a digital system background technique for correcting the time offset error rate and gain mismatches in a time interleaved analog to digital converter system for N channel communication using 8 bit ADC0808 ICs. A time interleaved A to D converter system is an effective way to implement a high sampling rate ADC with relatively slow circuits. This paper analyses the benefits and derives an upper band on the performance by considering kT/C noise and slewing requirement of the circuit driving the system. In the system, several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate. A timing mismatch calibration technique is proposed that covers linear and non linear channel mismatches, unifies, and extends the channel models. A novel foreground channel mismatch identification method has been developed, which can be used to fully characterize dynamic linear mismatches. A background identification method provides accurate timing mismatch estimates., Comment: 11 Pages, 13 figures, Internation Journal of Advanced Scientific and Technical Research Issue 4, Volume 1, January - February 2014

Industrial high speed laser operations the use of delta parallel robots potentially offers many benefits due to their structural stiffness and limited moving masses. This paper deals with a particular Delta, developed for high speed laser cutting. Parallel delta robot has numerous advantages in comparison with serial robots Higher stiffness and connected with that a lower mass of links the possibility of transporting heavier loads, and higher accuracy. The main drawback is however a smaller workspace. Hence there exists an interest for the research concerning the workspace of robots.In industrial cutting tool maximum do not have more prescribe measurement to cut so that in This paper is oriented to parallel kinematic robots definition description of their specific application of laser cutting comparison of robots made by different producers and determination of velocity and acceleration parameters kinematic analysis inverse and forward kinematic. It brings information about development of Delta robot. The production of laser cutting machines began thirty years ago. The progress was very fast and at present time every year over 3000 laser cutting machines is installed in the world. Laser cutting is one of the largest applications of lasers in metal working industry., Comment: 6 pages, 4 figures