9 results on '"Maxime Gatefait"'
Search Results
2. Run to run and model variability of overlay high order process corrections for mean intrafield signatures
- Author
-
Jean-Damien Chapon, Olivier Mermet, Maxime Gatefait, and Benjamin Duclaux
- Subjects
Scanner ,Computer science ,Process (computing) ,Reticle ,Node (circuits) ,Overlay ,Focus (optics) ,Algorithm ,Advanced process control ,Metrology - Abstract
As the industry moves from node to node, lithographers have been pushed to use complex models to correct overlay errors and drive down model residuals. High order models are now used in combination with Correction per Exposure capabilities for critical layers on immersion scanners [1]. Mean overlay intrafield signatures are linked to the reticles (current and reference) and illuminations used, therefore the intrafield High Order Process Correction (iHOPC) model should be as stable as possible in terms of correction parameters. However, iHOPC data shows that the overlay parameters can drift over time and a Run to Run can follow these slow drifts. IHOPC R2R integration in production overlay correction flow is discussed in this paper: How corrections are generated from overlay measurement? What metrics are used to secure the model application? What results on production lots can be achieved? Then, a focus is made on the model variability. To operate properly, the R2R needs a high frequency variability as low as possible. Some factors like scanner lens aberration correction, metrology tool matching, measurement layouts, have been found to have an impact on lot-to-lot variability. These effects will be investigated in this paper to provide a conclusion on the usage of an iHOPC R2R for mean overlay intrafield signatures.
- Published
- 2020
- Full Text
- View/download PDF
3. Mitigating gain, effort and cost for EOW overlay control
- Author
-
B. Le-Gratiet, Maxime Gatefait, Didier Dabernat, Olivier Mermet, Benjamin Duclaux, and Florent Dettoni
- Subjects
Scanner ,Reliability (semiconductor) ,Computer science ,business.industry ,Process (computing) ,Rework ,Automotive industry ,Overlay ,Enhanced Data Rates for GSM Evolution ,business ,Advanced process control ,Reliability engineering - Abstract
Advanced nodes require tighter and tighter overlay control to secure products yield. Market like automotive one are even more demanding on “overlay reliability” till the extreme edge of wafers. High order models including Correction per Exposure capabilities are now introduced on the most critical immersion layers to put extra correction on the edge of wafers scanner fields. To ensure a correction model able to bring back these fields under overlay specification, the understanding of key process/equipment parameters to be put under control is needed. In this paper, choices done in term of overlay and Run to Run model will be discussed. On tools aspects, scanner table clean frequency impact and etch chambers variability will be addressed. In addition, etch recipe can modulate this etch chamber effect. The paper will conclude on the compromise to face in order to better correct and control overlay at the Edge of Wafer with the current Litho/Etch tools capabilities and R2R model strategy, at an acceptable cost (tool efficiency) and effort (rework, R2R complexity, …)
- Published
- 2020
- Full Text
- View/download PDF
4. Convergence towards large perimeter overlay Run-to-Run using multivariate APC system
- Author
-
C. Monget, J. Decaunes, Bruno Perrin, Laurene Babaud, Olivier Fagart, Maxime Gatefait, Nicolas Thivolle, Mathieu Guerabsi, Jean-Damien Chapon, Robin Perrier, Alice Pelletier, and Benjamin Duclaux
- Subjects
Sampling (signal processing) ,Computer science ,Convergence (routing) ,Reticle ,Process (computing) ,Overlay ,Layer (object-oriented design) ,Energy (signal processing) ,Simulation ,Advanced process control - Abstract
I.IntroductionWith overlay requirements getting more and more critical, a lot of work has been done in the industry to improve the overlay correction capability by using high order process corrections, corrections per exposure and heating control (lens and reticle). Another part of the overlay budget is linked to our ability to control and stabilize it through time as well as being reactive to changes via the advanced process control system of the fab (APC)[1]. This paper describes the steps taken from an individual feedback loops configuration (one technology, one or several similar layers) to large perimeter overlay run- to-run for a high-mix 300mm semiconductor logic fab[2]. First, a multivariate APC system is defined with all the specificities needed to enable a large perimeter configuration. Then, technology/layer grouping is explained as well as filters and limits settings to start the new feedback loops simulation. The simulation phase or "learning mode" allows to have an overview on the expected gains: enhanced reactivity to parameters drift and easier maintenance by engineers in charge of following overlay run-to-run, which indirectly leads to better overall APC performance. After overlay large perimeter activation, the alert number drastically decreases, risk of measurement sampling is minimized in the fab and a similar approach is started on energy large perimeter (CD: Critical Dimensions).
- Published
- 2019
- Full Text
- View/download PDF
5. An evaluation of edge roll off on 28nm FDSOI (fully depleted silicon on insulator) product
- Author
-
T. Hasan, Maxime Gatefait, B. Le-Gratiet, and C. Prentice
- Subjects
Scanner ,Materials science ,Silicon ,business.industry ,Levelling ,Silicon on insulator ,chemistry.chemical_element ,02 engineering and technology ,Edge (geometry) ,021001 nanoscience & nanotechnology ,01 natural sciences ,010309 optics ,chemistry ,0103 physical sciences ,Optoelectronics ,Wafer ,Roll-off (dumpster) ,0210 nano-technology ,business ,Focus (optics) - Abstract
On product wafers, scanner focus is better controlled at the wafer center than at the wafer edge. This is due, in a large part, to edge roll off effects [1]. This paper quantifies the impact of edge roll off on scanner levelling non-correctable errors and correlates this to on-product effects. The main contributors and mitigation methods are also discussed for a NXT:1950 scanner.
- Published
- 2016
- Full Text
- View/download PDF
6. Higher order feed-forward control of reticle writing error fingerprints
- Author
-
Maxime Gatefait, Hakki Ergun Cekli, Frank Sundermann, Richard Johannes Franciscus Van Haren, Anne Pastol, and Jan Beltman
- Subjects
Engineering ,Scanner ,business.industry ,Control system ,Fingerprint (computing) ,Reticle ,Feed forward ,Overlay ,Fingerprint recognition ,business ,Computer hardware ,Simulation ,Metrology - Abstract
The understanding and control of the intra-field overlay budget becomes crucial particularly after the introduction of multi-patterning applications. The intra-field overlay budget is built-up out of many contributors, each with its own characteristic. Some of them are (semi-)static like the reticle writing error (RWE) fingerprint, the scanner lens fingerprint, or the intra-field processing signature. Others are more dynamic. Examples are reticle heating and lens heating due to the absorption of a small portion of the exposure light. Ideally, all overlay contributors that are understood and known could be taken out of the feed-back control loop and send as feed-forward corrections to the scanner. As a consequence, only non-correctable overlay residuals are measured on the wafer. In the current work, we have studied the possibility to characterize the reticle writing error fingerprint by an off-line position measurement tool and use this information to send feed-forward corrections to the ASML TWINSCAN TM exposure tool. The current work is an extension of the work we published earlier. To this end, we have selected a reticle pair out of 50 production reticles that are used to manufacture a 28-nm technology device. These two reticles are special in the sense that the delta fingerprint contains a significant higher order RWE signature. While previously only the linear parameters were sent as feed-forward corrections to the ASML TWINSCAN TM exposure tool, this time we additionally demonstrate the capability to correct for the non-linear terms as well. Since the concept heavily relies on the quality of the off-line mask registration measurements, a state-of-the-art reticle registration tool was chosen. Special care was taken to eliminate any effects of the tool induced shifts that may affect the quality of the measurements. The on-wafer overlay verification measurements were performed on an ASML YieldStar metrology tool as well as on a different vendor tool. In conclusion, we have extended and proven the concept of using off-line reticle registration measurements to enable higher order feed-forward corrections the ASML TWINSCAN TM scanner. This capability has been verified by on-wafer overlay measurements. It is demonstrated that the RWE contribution in the overlay budget can be taken out of the feedback control loop and sent as feed-forward corrections instead. This concept can easily be extended when more scanner corrections become available.
- Published
- 2015
- Full Text
- View/download PDF
7. AGILE integration into APC for high mix logic fab
- Author
-
J. Decaunes, Maxime Gatefait, I. Smith, Alain Ostrovsky, Vincent Morin, Marc Mikolajczak, C. Monget, B. Le Gratiet, Nicolas Chojnowski, Auguste Lam, and Z. Kocsis
- Subjects
Scanner ,Engineering ,business.industry ,Reticle ,Level sensor ,Electronic engineering ,Process control ,Wafer ,business ,Metrology ,Agile software development ,Advanced process control - Abstract
For C040 technology and below, photolithographic depth of focus control and dispersion improvement is essential to secure product functionality. Critical 193nm immersion layers present initial focus process windows close to machine control capability. For previous technologies, the standard scanner sensor (Level sensor - LS) was used to map wafer topology and expose the wafer at the right Focus. Such optical embedded metrology, based on light reflection, suffers from reading issues that cannot be neglected anymore. Metrology errors are correlated to inspected product area for which material types and densities change, and so optical properties are not constant. Various optical phenomena occur across the product field during wafer inspection and have an effect on the quality and position of the reflected light. This can result in incorrect heights being recorded and exposures possibly being done out of focus. Focus inaccuracy associated to aggressive process windows on critical layers will directly impact product realization and therefore functionality and yield. ASML has introduced an air gauge sensor to complement the optical level sensor and lead to optimal topology metrology. The use of this new sensor is managed by the AGILE (Air Gauge Improved process LEveling) application. This measurement with no optical dependency will correct for optical inaccuracy of level sensor, and so improve best focus dispersion across the product. Due to the fact that stack complexity is more and more important through process steps flow, optical perturbation of standard Level sensor metrology is increasing and is becoming maximum for metallization layers. For these reasons AGILE feature implementation was first considered for contact and all metal layers. Another key point is that standard metrology will be sensitive to layer and reticle/product density. The gain of Agile will be enhanced for multiple product contribution mask and for complex System on Chip. Into ST context (High mix logic Fab) in term of product and technology portfolio AGILE corrects for up to 120nm of product topography error on process layer with less than 50nm depth of focus Based on tool functionalities delivered by ASML and on high volume manufacturing requirement, AGILE integration is a real challenge. Regarding ST requirements “Automatic AGILE” functionality developed by ASML was not a turnkey solution and a dedicated functionality was needed. A “ST homemade AGILE integration” has been fully developed and implemented within ASML and ST constraints. This paper describes this integration in our Advanced Process Control platform (APC).
- Published
- 2015
- Full Text
- View/download PDF
8. Pattern recognition and data mining techniques to identify factors in wafer processing and control determining overlay error
- Author
-
Auguste Lam, Arne Koopman, David Deckers, Maxime Gatefait, Jan Beltman, Richard Johannes Franciscus Van Haren, and Alexander Ypma
- Subjects
business.industry ,Computer science ,Pattern recognition ,Context (language use) ,Overlay ,Fingerprint recognition ,computer.software_genre ,Metrology ,Identification (information) ,Pattern recognition (psychology) ,Reticle ,Wafer ,Artificial intelligence ,Data mining ,business ,Lithography ,computer - Abstract
On-product overlay can be improved through the use of context data from the fab and the scanner. Continuous improvements in lithography and processing performance over the past years have resulted in consequent overlay performance improvement for critical layers. Identification of the remaining factors causing systematic disturbances and inefficiencies will further reduce overlay. By building a context database, mappings between context, fingerprints and alignment & overlay metrology can be learned through techniques from pattern recognition and data mining. We relate structure (‘patterns’) in the metrology data to relevant contextual factors. Once understood, these factors could be moved to the known effects (e.g. the presence of systematic fingerprints from reticle writing error or lens and reticle heating). Hence, we build up a knowledge base of known effects based on data. Outcomes from such an integral (‘holistic’) approach to lithography data analysis may be exploited in a model-based predictive overlay controller that combines feedback and feedforward control [1]. Hence, the available measurements from scanner, fab and metrology equipment are combined to reveal opportunities for further overlay improvement which would otherwise go unnoticed.
- Published
- 2015
- Full Text
- View/download PDF
9. Patterning critical dimension control for advanced logic nodes
- Author
-
B. Le-Gratiet, R. Bouyssou, B. Orlando, Alice Pelletier, Céline Lapeyre, Latifa Desvoivres, Alain Ostrovsky, J. Ducote, Jean Damien Chapon, Auguste Lam, Anna Szucs, Nicolas Chojnowski, Vincent Farys, Onintza Ros Bengoechea, J. Decaunes, Jean-Christophe Michel, Vincent Morin, C. Monget, Marc Mikolajczak, Frank Sundermann, Maxime Gatefait, Pascal Gouraud, Laurene Babaud, Jonathan Planchot, and Emek Yesilada
- Subjects
Scope (project management) ,Process (engineering) ,Computer science ,Mechanical Engineering ,Nanotechnology ,Overlay ,Condensed Matter Physics ,Atomic and Molecular Physics, and Optics ,Electronic, Optical and Magnetic Materials ,Risk analysis (engineering) ,Optical proximity correction ,Process control ,Electrical and Electronic Engineering ,Zoom ,Control (linguistics) ,Set (psychology) - Abstract
Patterning process control has undergone major evolutions over the last few years. Critical dimension, focus, and overlay control require deep insight into process-variability understanding to be properly apprehended. Process setup is a complex engineering challenge. In the era of mid k1 lithography (>0.6), process windows were quite comfortable with respect to tool capabilities, therefore, some sources of variability were, if not ignored, at least considered as negligible. The low k1 patterning (
- Published
- 2015
- Full Text
- View/download PDF
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.