Search

Digital data, generated by corporate and individual users, is growing day by day due to a vast range of digital applications. Magnetic hard disk drives (HDDs) currently fulfill the demand for storage space, required by this data growth. Although flash memory devices are replacing HDDs in applications like mobile phones, laptops, and desktops, HDDs cover the majority of digital data stored in the cloud and servers. Since the capacity growth of HDDs is slowing down, it is essential to look for a potential alternative. One such alternative is domain wall (DW) memory, where magnetic domains in the form of two-dimensional or three-dimensional wires are used to store the information. DW memory (DWM) devices should satisfy the four basic operations, such as writing (nucleating domains or inserting DWs in memory element), storing (stabilizing DWs), shifting (moving DWs), and reading (reading magnetization direction). An external magnetic field or spin-transfer torque can be used to write the information. Spin–orbit torque or electric field may be used for shifting the DWs. The information can be read using tunneling magnetoresistance. The domains may be stored along the tracks using artificial pinning potentials. The absence of moving parts makes the DWM consume less power as compared to HDDs, and be more robust. The potential to stack many layers to store information in three dimensions makes them potentially a large storage capacity device. In addition to memory, DW devices also offer a route for making synaptic devices for neuromorphic computing. Despite these potential advantages of DWM, significant advances in research are needed before DWM could become commercially viable. One of the major challenges associated with DWM is DW dynamics. Many problems, such as controlled DW motion, the stability of domains, reducing the dimensions of the DW devices are still to be addressed. Artificial pinning sites fabricated through either geometrical or non-geometrical methods have been proposed for controlling DW motion. This review paper presents a survey of the investigations carried out so far and the future perspective of such devices. [ABSTRACT FROM AUTHOR]

The magnetic domain is a promising solution for realizing the next-generation information storage, for example, racetrack memory (RM). However, domain nucleation and domain wall (DW) motion are limited by the magnetic tunnel junctions (MTJs) as the write and read heads. Moreover, the size of a single domain limits the further increase in storage density. In this paper, we report a cross structure for efficient magnetic domain manipulations. With the help of voltage control magnetic anisotropy (VCMA) effect and antiferromagnetic/ferromagnetic (AFM/FM) couplings, a fast, low-power, and highly reliable nucleation can be achieved. We also miniaturize the domain size by applying a voltage on the nanowire, increasing the storage density. An optimized RM device is then proposed combining the data detection via the inverse spin Hall effect (ISHE). The proposed device facilitates the development of high-speed, low power consumption, and high-density RM applications. [ABSTRACT FROM AUTHOR]

As the basic storage unit of spin transfer torque magnetic random-access memory (STT-MRAM), the perpendicular magnetic anisotropy (PMA) magnetic tunnel junction (MTJ) has been extensively studied in recent years. Lowering the critical switching current and improving the data retention are two crucial pathways to optimize the performance of STT-MRAM. However, the conventional MTJ can merely achieve both. In this paper, we present a physics-based compact model of Ta/CoFeB/MgO PMA double-barrier MTJ (DMTJ) with enhanced thermal stability recording structure. Combination of double-barrier and synthetic double-free layers can heighten the STT effect and enhance the thermal stability simultaneously. A larger STT switching efficiency, compared with conventional MTJ, can thus be realized. The modeling results show great agreement with experimental results. A 1-bit magnetic full adder (MFA) based on DMTJ, as a hybrid logic-in-memory circuit example, has been designed and simulated to validate its functionality. This SPICE-compatible compact model will be useful for high-performance hybrid MTJ/CMOS circuit and system designs. [ABSTRACT FROM AUTHOR]

Magnetic tunnel junction nanopillar with interfacial perpendicular magnetic anisotropy (PMA-MTJ) becomes a promising candidate to build up spin transfer torque magnetic random access memory (STT-MRAM) for the next generation of non-volatile memory as it features low spin transfer switching current, fast speed, high scalability, and easy integration into conventional complementary metal oxide semiconductor (CMOS) circuits. However, this device suffers from a number of failure issues, such as large process variation and tunneling barrier breakdown. The large process variation is an intrinsic issue for PMA-MTJ as it is based on the interfacial effects between ultra-thin films with few layers of atoms; the tunneling barrier breakdown is due to the requirement of an ultra-thin tunneling barrier (e.g., <1 nm) to reduce the resistance area for the spin transfer torque switching in the nanopillar. These failure issues limit the research and development of STT-MRAM to widely achieve commercial products. In this paper, we give a full analysis of failure mechanisms for PMA-MTJ and present some eventual solutions from device fabrication to system level integration to optimize the failure issues. [ABSTRACT FROM AUTHOR]

The conventional CMOS transistors reach its power wall due to the increasing leakage current as technology scales down. The spintronic devices show a great promise as one of the alternatives to replace CMOS technology for the next-generation low-power integrated circuits. Recently, the spintronic memory, e.g., spin-transfer torque magnetic random-access memory, has been successfully commercialized. However, the spintronic logic circuits face critical problems and challenges, such as poor direct cascading ability and small operation gain, before practical applications. In this paper, we propose a complementary spintronic logic (CSL) family based on a novel four-terminal spin Hall effect-driven magnetic tunnel junction (FT-SHE-MTJ). Fully electrically separated write/read paths of the proposed FT-SHE-MTJ device can overcome the challenges of direct cascading and operation gain in current spintronic logic circuits. With the aid of a compact model, the functionality and the performance of the proposed CSL circuits are evaluated. Simulation results show that the correct logic fan-out operation can be achieved with a voltage below 150 mV, which is promising for low-power computing. [ABSTRACT FROM AUTHOR]

A multilevel cell (MLC) allows gigabit high-density integration of a spin-transfer torque magnetic random-access memory (STT-MRAM). In this paper, we present an MLC structure based on MgO/CoFeB interfacial perpendicular magnetic anisotropy (PMA) and capping layer adjustment. The effect of capping layer toward interfacial PMA modulation has been investigated by first-principles calculations, which is consistent with the previous experimental results. Two methods have been proposed to realize this STT-MRAM MLC: 1) capping layer thickness and 2) material composition design. Using a physics-based compact model of perpendicular magnetic tunnel junctions, resistance–current curves with four-level resistance states are demonstrated, for which the threshold switching currents with clear separations prove the feasibility of this concept. [ABSTRACT FROM AUTHOR]

Recently, spin-transfer torque magnetic random access memory (STT-MRAM) has been considered as a promising universal memory candidate for future memory and computing systems, thanks to its nonvolatility, high speed, low power, good endurance, and scalability. However, as technology scales down, STT-MRAM suffers from serious process variations and thermal fluctuations, which greatly degrade the performance and stability of STT-MRAM. In general, the optimization and robustness of STT-MRAM under process variations often require a hybrid design flow and multilevel codesign strategies. In this paper, we quantitatively analyze the impacts of process variations and thermal fluctuations on the STT-MRAM performances from physics, technology, and circuit design point of views. Based on the analyses, we found that readability is becoming the newest challenge for deeply scaled STT-MRAM due to the conflict between sensing margin and read disturbance. To deal with this problem, a novel reconfigurable design strategy from device, circuit, and architecture codesign perspective is then presented. Finally, a conceptual hybrid magnetic/CMOS design flow is also proposed for STT-MRAM in deeply scaled technology nodes. [ABSTRACT FROM AUTHOR]

Spin-transfer torque magnetic random access memory (STT-MRAM) has emerged as a promising candidate for the next-generation high-speed, low-power, and scalable nonvolatile memory technology. Its advantageous features have attracted much attention in the area of research and development, and a number of preindustrial prototypes and small-scale products have been demonstrated. One expects to widely commercialize it in the next few years. One of the critical issues that blocks STT-MRAM’s wide commercialization is its low sensing reliability due to the relatively small tunnel magnetoresistance ratio of the magnetic tunnel junction (MTJ) and the continuously increasing process variations, especially as technology process scales down to the deep submicrometer nodes (e.g., 40 nm). In this paper, we present a variation-tolerant high-reliability sensing circuit for deep submicrometer STT-MRAM. This circuit, using triple-stage sensing and charge transfer amplification, is able to tolerate significantly the process variations and improve greatly the sensing margin by sacrificing some sensing time. Using a CMOS 40 nm design kit and a precise STT-MTJ compact model, transient and Monte Carlo simulations have been carried out to demonstrate its sensing performance. [ABSTRACT FROM AUTHOR]

Thanks to the progress in nonvolatile (NV) devices, such as magnetic tunnel junctions and phase change memories, various NV logic blocks have recently been proposed to overcome energy/delay bottlenecks caused by von Neumann computing architecture. The ferroelectric tunnel memristor (FTM) is an emerging NV multilevel device and was recently reported to show excellent performance. In this paper, we demonstrated that the short-circuit effect in an FTM provides the opportunity to design a novel FTM-based Boolean logic block. This block is composed of an FTM and a load resistor. Unlike classical schemes, where at least two cells are required as operands, our FTM-based block implements logic operation inside a single memristor. With a compact model of an FTM, transient simulation is performed to validate NAND and NOR logic functions. Finally, we provide the method of performance optimization and discuss the advantages/disadvantages of the proposed logic block to summarize our work. [ABSTRACT FROM AUTHOR]