1. Analysis and design of low power SRAM cell using independent gate FinFET
- Author
-
Shyam Akashe, Saurabh Khandelwal, Vandna Sikarwar, and The Endeavour in this paper was supported by ITM University (Gwalior, India) with the collaboration of Cadence System Design (Bangalore, India).
- Subjects
Hardware_MEMORYSTRUCTURES ,Materials science ,business.industry ,Sram cell ,Transistor ,Electrical engineering ,Short-channel effect ,Hardware_PERFORMANCEANDRELIABILITY ,law.invention ,CMOS ,law ,MOSFET ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,FinFET ,SRAM ,Static random-access memory ,Electrical and Electronic Engineering ,business ,Standby power ,Hardware_LOGICDESIGN ,Leakage (electronics) - Abstract
Scaling of bulk MOSFET faces great challenges in nanoscale integration technology by producing short channel effect which leads to increased leakage. FinFET has become the most promising substitute to bulk CMOS technology because of reducing short channel effect. Dual-gate FinFET can be designed either by shorting gates on either side for better performance or both gates can be controlled independently to reduce the leakage and hence power consumption. A six transistor SRAM cell based on independent-gate FinFET technology is described in this paper for simultaneously reducing the active and standby mode power consumption. A work is focused on the independent gate FinFET technology as this mode provides less power consumption, less area consumption and low delay as compared to other modes. Leakage current and power consumption in independent gate FinFET is compared with tied gate or shorted gate FinFET SRAM cell. Moreover, delay has been estimated in presented SRAM cells. Further, leakage reduction technique is applied to independent gate FinFET 6T SRAM cell.
- Published
- 2013