Presents a subexpression ordering in the execution of arithmetic expressions. Evaluation of subexpressions in serials, parallel or a combination of these modes; Minimization of expression execution time; Execution of subexpressions in order of decreasing memory and processor time requirements which is valid for configurations from a uniprocessor with an unbuffered main memory to a multiprocessor with cache buffer memory.