1. A QVGA Vision Sensor with Multi-functional Pixels for Focal-Plane Programmable Obfuscation
- Author
-
Ángel Rodríguez-Vázquez, R. del Rio, R. Carmona Galán, Jorge Fernández-Berni, and Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo
- Subjects
Hardware security module ,Pixel ,Pixelation ,business.industry ,Computer science ,Obfuscation ,Reconfigurability ,Information sensitivity ,Smart cameras ,Privacy ,Embedded system ,Security ,Vision sensor ,Smart camera ,Image sensor ,business ,Focal-plane processing ,Computer hardware - Abstract
Comunicación presentada al "ICDSC 2014" celebrado en Venecia 8Italia) del 4 al 7 de Noviembre de 2014, Privacy awareness constitutes a critical aspect for smart camera networks. An ideal awless protection of sensitive information would boost their application scenarios. How- ever, it is still far from being achieved. Numerous chal- lenges arise at di erent levels, from hardware security to subjective perception. Generally speaking, it can be stated that the closer to the image sensing device the protection measures take place, the higher the privacy and security at- tainable. Likewise, the integration of heterogeneous camera components becomes simpler since most of them will not require to consider privacy issues. The ultimate objective would be to incorporate complete protection directly into a smart image sensor in such a way that no sensitive data would be delivered o -chip while still permitting the tar- geted video analytics. This paper presents a 320 240-px prototype vision sensor embedding processing capabilities useful for accomplishing this objective. It is based on re- con gurable focal-plane sensing-processing that can provide programmable obfuscation. Pixelation of tunable granular- ity can be applied to multiple image regions in parallel. In addition to this functionality, the sensor exploits recon g- urability to implement other processing primitives, namely block-wise high dynamic range, integral image computation and Gaussian ltering. Its power consumption ranges from 42.6mW for high dynamic range operation to 55.2mW for integral image computation at 30fps. It has been fabricated in a standard 0.18 m CMOS process.
- Published
- 2014