1. Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design
- Author
-
Yoonseo Choi, Taewhan Kim, and Hwansoo Han
- Subjects
Flat memory model ,Computer science ,Registered memory ,Overlay ,Parallel computing ,CAS latency ,Universal memory ,Memory architecture ,Interleaved memory ,Static random-access memory ,Electrical and Electronic Engineering ,Memory refresh ,Conventional memory ,Computer memory ,business.industry ,Uniform memory access ,Semiconductor memory ,Memory bandwidth ,Computer Graphics and Computer-Aided Design ,Memory map ,Memory controller ,Extended memory ,Memory management ,Computer data storage ,Memory rank ,business ,Software ,Dram ,Dram memory - Abstract
The delay of memory access is one of the major bottlenecks in embedded systems' performance. In software compilation, it is known that there are high variations in memory access delay depending on the ways of storing/retrieving the variables in code to/from the memories. In this paper, we propose effective storage assignment techniques for variables to maximize the use of memory bandwidth. Specifically, we study the problem of DRAM memory layout for storing the nonarray variables in code to achieve a maximum utilization of page and/or burst modes for the memory accesses. The contributions of our work are, for each page and burst modes: 1) we prove that the problem is NP-hard and 2) we propose an exact formulation of the problem and efficient memory layout algorithms, called Solve-MLP for the page mode and Solve-MLB for the burst mode. From experiments with a set of benchmark programs, we confirm that our proposed techniques use on average 28.2% and 10.1% more page accesses and 82.9% and 107% more burst accesses than those by the order of first use and the technique of Panda et al. in Proc. Int. Conf. Computer-Aided Design, 1997, and Panda et al. in ACM Trans. Design Automation Electron. Syst., 1997, respectively.
- Published
- 2005
- Full Text
- View/download PDF