6 results on '"Hu, Jianhao"'
Search Results
2. Bit-serial systolic accelerator design for convolution operations in convolutional neural networks
3. Supply voltage analysis for MRF circuits design based on information theory
4. An optimized architecture for modulo (2n − 2p + 1) multipliers
5. An universal architecture for designing modulo (2n-2p-1) multipliers
6. Modified Booth encoding modulo (2n-1) multipliers
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.