24 results on '"Kuroda, Tadahiro"'
Search Results
2. A 6.5Gb/s Shared Bus Using Electromagnetic Connectors for Downsizing and Lightening Satellite Processor System
3. Crosstalk Analysis and Countermeasures of High-Bandwidth 3D-Stacked Memory Using Multi-Hop Inductive Coupling Interface
4. Transmission Line Coupler: High-Speed Interface for Non-Contact Connecter
5. Optimization of Resonant Capacitance in Wireless Power Transfer System with 3-D Stacked Two Receivers
6. Analysis and Evaluation of Electromagnetic Interference between ThruChip Interface and LC-VCO
7. A Study of Physical Design Guidelines in ThruChip Inductive Coupling Channel
8. Transponder Array System with Universal On-Sheet Reference Scheme for Wireless Mobile Sensor Networks without Battery or Oscillator
9. Relay Transmission Thruchip Interface with Low-Skew 3D Clock Distribution Network
10. Through Chip Interface Based Three-Dimensional FPGA Architecture Exploration
11. Parametric Resonance Based Frequency Multiplier for Sub-Gigahertz Radio Receiver with 0.3V Supply Voltage
12. Transmission Line Coupler Design and Mixer-Based Receiver for Dicode Partial Response Communications
13. A 4-10bit, 0.4-1V Power Supply, Power Scalable Asynchronous SAR-ADC in 40nm-CMOS with Wide Supply Voltage Range SAR Controller
14. An Adaptive DAC Settling Waiting Time Optimized Ultra Low Voltage Asynchronous SAR ADC in 40nm CMOS
15. Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs
16. Symbol-Rate Clock Recovery for Integrating DFE Receivers
17. A 9-bit 100MS/s SAR ADC with Digitally Assisted Background Calibration
18. 6W/25mm2 Wireless Power Transmission for Non-contact Wafer-Level Testing
19. A 60-GHz Injection-Locked Frequency Divider Using Multi-Order LC Oscillator Topology for Wide Locking Range
20. A 4-Gbps Quasi-Millimeter-Wave Transmitter in 65 nm CMOS and a Fast Carrier and Symbol Timing Recovery Scheme
21. A 9-bit 100-MS/s 1.46-mW Tri-Level SAR ADC in 65 nm CMOS
22. Analysis of Inductive Coupling and Design of Rectifier Circuit for Inter-Chip Wireless Power Link
23. Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC
24. A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.