Search

Low‐voltage operating organic electronic circuits with long‐term stability characteristics are receiving increasing attention because of the growing demands for power efficient electronics in Internet of Things applications. To realize such circuits, inverters, the fundamental constituents of many circuits, with stable transfer characteristics should be designed to provide low‐power consumption. Here, a rational inverter design, based on fully screen printed p‐type organic electrochemical transistors with a channel size of 150 × 80 µm2, is explored for driving conditions with input voltage levels that differs of about 1 V. Further, three different inverter circuits are explored, including resistor ladders with resistor values ranging from tens of kΩ to a few MΩ. The performance of single inverters, 3‐stage cascaded inverters and 3‐stage ring oscillators are characterized with respect to output voltage levels, propagation delay, static power consumption, voltage gain, and operational frequency window. Depending on the application, the key performance parameters of the inverter can be optimized by the specific combination of the input voltage levels and the resistor ladder values. A few of the inverters are in fact fully functional up to 30 Hz, even when using input voltage levels as low as (0 V, 1 V). [ABSTRACT FROM AUTHOR]

Abstract: Poly(3,4-ethylenedioxythiophene) chemically doped with poly(styrene sulfonic acid) (PEDOT:PSS) is a material system commonly used as a conductive and transparent coating in several important electronic applications. The material is also electrochemically active and exhibits electrochromic (EC) properties making it suitable as the active element in EC display applications. In this work uniformly coated PEDOT:PSS layers were used both as the pixel electrode and as the counter electrode in EC display components. The pixel and counter electrodes were separated by a whitish opaque and water-based polyelectrolyte and the thicknesses of the two EC layers were varied independently in order to optimize the color contrast of the display element. A color contrast (ΔE ∗, CIE L ∗ a ∗ b ∗ color space) exceeding 40 was obtained with maintained relatively short switching time at an operational voltage less than 2V. [Copyright &y& Elsevier]