Search

The authenticity, privacy, and nonrepudiation of IoT applications are all guaranteed by the ID-Based Signature (IDBS) cryptographic technique. Digital communication presents challenges for information evaluation and removal-back transmission. Security was consequently needed in a cloud-based system to interact with the correct location or nodes. Furthermore, in a cloud-based environment, it is difficult to track a group's key escrow and secret key generations. We improve group signature security, an identity-based method, to address these problems. The strategy asks a member to sign documents on the group's behalf. The group manager (GM) membership is controlled by two protocols: join and revoke. The GM may utilize the Open protocol to determine who signed a communication. The classic ID-Based Group Signature (IDBGS) method uses a public-key generator (PKG). This method is founded on difficult mathematical ideas like the computational Diffie–Hellman assumptions. Based on the ID-Based GS system, this technique enhances group members' identity, legitimacy and visibility. The public key size and signature depend on the group members' autonomy. The improved method guarantees realistic confirmation of nodes and fortifies them against forgery attempts. This solution promises faster execution and increased dependability for secure nodes. [ABSTRACT FROM AUTHOR]

This research work explores various circuit-level design techniques to identify the best technique suitable for low power circuit design. To establish a proper performance comparison, reported techniques are implemented in a transmission gate-based carry skip adder circuit @ 22-nm technology node. Results obtained demonstrate that the multi-threshold CMOS technique offers the best performance under the given conditions. Further, a novel modified hybrid circuit design technique is also proposed in this paper. To validate the proposed design technique, performance metrics of the carry-skip adder circuit implemented using the proposed hybrid technique and other low power circuit design techniques are compared. Obtained results establish that the proposed technique offers improvement in terms of propagation delay (TP), average power dissipation (PAVG), power delay product (PDP) and leakage power (LP), when compared with its counterpart at a supply voltage of 0.4 V. [ABSTRACT FROM AUTHOR]