1. Parasitic Model to Describe Breakdown in Stacked-FET SOI Switches
- Author
-
Scott Parker, Kaushik Annam, and Kathleen Muhonen
- Subjects
Materials science ,business.industry ,020208 electrical & electronic engineering ,Silicon on insulator ,020206 networking & telecommunications ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Network topology ,Capacitance ,RF switch ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Optoelectronics ,Model development ,business ,Flip chip ,Hardware_LOGICDESIGN - Abstract
A simple passive capacitance model has been optimized to predict breakdown in a stacked SOI FET. Specifically, as the number of FETs in a switch increases, an equivalent increase in breakdown is not seen in hardware; instead, the breakdown performance saturates as the number of stacks in the FET increases. This phenomenon is not predicted by the FET foundry model. This work is focused on FETs for RF switches in flip chip topologies. As a result of this work, the different components that contribute to off-state capacitances were also described which is important for model development and accuracy.
- Published
- 2020
- Full Text
- View/download PDF