1. Integration of MOCVD SBT Stacked Ferroelectric Capacitors in a 0.35 μm CMOS Technology.
- Author
-
Maes, D., Everaert, J. -L., Goux, L., Lisoni, J. G., Paraschiv, V., Schwitters, M., Haspeslagh, L., Wouters, D. J., Artoni, C., Caputa, C., Casella, P., Corallo, G., Russo, G., Zambrano, R., Monchoix, H., and van Autryve, L.
- Subjects
COMPLEMENTARY metal oxide semiconductors ,ELECTROMAGNETIC induction ,ELECTRONIC equipment ,PIEZOELECTRIC devices ,SOLID state electronics ,ELECTRIC resistors - Abstract
This paper reports on the integration of MOCVD SBT based stacked ferroelectric capacitors in a 0.35 μm CMOS technology for embedded FeRAM, using a ferroelectric capacitor (FeCap) that is scalable to a 3D configuration. The electrical parameters of the CMOS devices with and without FeCap integration are presented. No significant shifts of the CMOS characteristics are noticed after FeCap integration. Also the effects of the CMOS processing on the FeCaps are discussed. There is no degradation of the hysteresis loops of the FeCaps throughout the CMOS back-end-of-line processing, which proves that the integrated encapsulation layer effectively prevents any hydrogen induced damage. Another key element in the successful integration of stacked ferroelectric devices is the conductive oxygen barrier, which protects the plugs from oxidation. A low contact resistance and a high yield are obtained on plug contacts covered by the oxygen barrier. Also damage free etching is a critical issue in FeRAM integration. Excellent results are presented for the etch process to form the contacts to the electrodes. [ABSTRACT FROM AUTHOR]
- Published
- 2004
- Full Text
- View/download PDF