1. High level synthesis of integrated heterogeneous pipelined processing elements for DSP applications
- Author
-
Shatnawi, Ali, Ghanim, Jehad, and Ahmad, M.O.
- Subjects
Digital signal processors ,Algorithms ,Digital signal processor ,Algorithm ,Computers ,Electronics ,Engineering and manufacturing industries - Abstract
To link to full-text access for this article, visit this link: http://dx.doi.org/10.1016/j.compeleceng.2004.11.005 Byline: Ali Shatnawi (a), Jehad Ghanim (a), M.O. Ahmad (b) Abstract: A technique for scheduling and processor allocation leading to the synthesis of integrated heterogeneous pipelined processing elements, implementing digital signal processing applications, is proposed. The proposed technique achieves efficient hardware implementations at the logic-level by minimizing the number of processing units used, without compromising the rate and delay optimality criteria. The proposed algorithm is found to outperform algorithms resulting in homogeneous implementations, as it gives schedules with lower iteration periods, requires less hardware resources, and has lower time complexity at design time. In comparison with the already existing heterogeneous algorithms, the proposed algorithm produces schedules of lower time complexity and lower iteration period for some applications. The optimal performance of the proposed algorithm has been verified on several benchmarks. Author Affiliation: (a) Department of Computer Engineering, Jordan University of Science and Technology, Box 3030, Irbid 22110, Jordan (b) Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec, Canada H3G 1M8
- Published
- 2004