71 results on '"Standaert, François-Xavier"'
Search Results
2. An Analysis of the Learning Parity with Noise Assumption Against Fault Attacks
3. Unknown-Input Attacks in the Parallel Setting: Improving the Security of the CHES 2012 Leakage-Resilient PRF
4. Towards Sound Fresh Re-keying with Hard (Physical) Learning Problems
5. Towards Fresh and Hybrid Re-Keying Schemes with Beyond Birthday Security
6. ASCA, SASCA and DPA with Enumeration: Which One Beats the Other and When?
7. LS-Designs: Bitslice Encryption for Efficient Masked Software Implementations
8. Combining Leakage-Resilient PRFs and Shuffling : Towards Bounded Security for Small Embedded Devices
9. FPGA Implementations of SPRING : And Their Countermeasures against Side-Channel Attacks
10. Support Vector Machines for Improved IP Detection with Soft Physical Hash Functions
11. From New Technologies to New Solutions : Exploiting FRAM Memories to Enhance Physical Security
12. Efficient Masked S-Boxes Processing – A Step Forward –
13. Leakage-Resilient Symmetric Cryptography under Empirically Verifiable Assumptions
14. Security Evaluations beyond Computing Power : How to Analyze Side-Channel Attacks You Cannot Mount?
15. Compact Implementation and Performance Evaluation of Hash Functions in ATtiny Devices
16. Practical Leakage-Resilient Pseudorandom Objects with Minimum Public Randomness
17. Side-Channel Analysis and Its Relevance to Fault Attacks
18. Intellectual Property Protection for Integrated Systems Using Soft Physical Hash Functions
19. Towards Green Cryptography: A Comparison of Lightweight Ciphers from the Energy Viewpoint
20. Towards Super-Exponential Side-Channel Security with Efficient Leakage-Resilient PRFs
21. Unified and Optimized Linear Collision Attacks and Their Application in a Non-profiled Setting
22. Compact Implementation and Performance Evaluation of Block Ciphers in ATtiny Devices
23. Masking with Randomized Look Up Tables : Towards Preventing Side-Channel Attacks of All Orders
24. Compact FPGA Implementations of the Five SHA-3 Finalists
25. Extractors against Side-Channel Attacks: Weak or Strong?
26. FPGA Implementation of a Statistical Saturation Attack against PRESENT
27. Introduction to Side-Channel Attacks
28. Leakage Resilient Cryptography in Practice
29. The World Is Not Enough: Another Look on Second-Order DPA
30. Algebraic Side-Channel Attacks
31. How Leaky Is an Extractor?
32. Adaptive Chosen-Message Side-Channel Attacks
33. Multi-trail Statistical Saturation Attacks
34. Fresh Re-keying: Security against Side-Channel and Fault Attacks for Low-Cost Devices
35. Algebraic Side-Channel Attacks on the AES: Why Time also Matters in DPA
36. How to Compare Profiled Side-Channel Attacks?
37. A Unified Framework for the Analysis of Side-Channel Key Recovery Attacks
38. Secure and Efficient Implementation of Symmetric Encryption Schemes using FPGAs
39. Experiments on the Multiple Linear Cryptanalysis of Reduced Round Serpent
40. Implementation of the AES-128 on Virtex-5 FPGAs
41. Using Subspace-Based Template Attacks to Compare and Combine Power and Electromagnetic Information Leakages
42. Improving the security and efficiency of block ciphers based on LS-designs
43. SEA: A Scalable Encryption Algorithm for Small Embedded Applications
44. Improved Higher-Order Side-Channel Attacks with FPGA Experiments
45. Power Analysis Attacks Against FPGA Implementations of the DES
46. Power Analysis of an FPGA : Implementation of Rijndael: Is Pipelining a DPA Countermeasure?
47. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs
48. A Time-Memory Tradeo. Using Distinguished Points: New Analysis & FPGA Results
49. Reducing the Cost of Authenticity with Leakages: a $$\mathsf {CIML2}$$ -Secure $$\mathsf {AE}$$ Scheme with One Call to a Strongly Protected Tweakable Block Cipher
50. Towards an Open Approach to Side-Channel Resistant Authenticated Encryption
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.