18 results on '"Sanghyuk Jung"'
Search Results
2. Data loss recovery for power failure in flash memory storage systems
- Author
-
Yong Ho Song and Sanghyuk Jung
- Subjects
Hardware_MEMORYSTRUCTURES ,Flash memory emulator ,business.industry ,Computer science ,Data loss ,Flash memory ,Hardware and Architecture ,Embedded system ,Universal memory ,Computer data storage ,business ,Software ,Computer memory ,Flash file system ,Computer hardware ,Dram - Abstract
Due to the rapid development of flash memory technology, NAND flash has been widely used as a storage device in portable embedded systems, personal computers, and enterprise systems. However, flash memory is prone to performance degradation due to the long latency in flash program operations and flash erasure operations. One common technique for hiding long program latency is to use a temporal buffer to hold write data. Although DRAM is often used to implement the buffer because of its high performance and low bit cost, it is volatile; thus, that the data may be lost on power failure in the storage system. As a solution to this issue, recent operating systems frequently issue flush commands to force storage devices to permanently move data from the buffer into the non-volatile area. However, the excessive use of flush commands may worsen the write performance of the storage systems. In this paper, we propose two data loss recovery techniques that require fewer write operations to flash memory. These techniques remove unnecessary flash writes by storing storage metadata along with user data simultaneously by utilizing the spare area associated with each data page.
- Published
- 2015
3. Adaptive Mapping Information Management Scheme for High Performance Large Sale Flash Memory Storages
- Author
-
Sanghyuk Jung, Huijeong Kim, Yong Ho Song, Hyun-Woo Kim, Yongju Lee, and Taeyeong Huh
- Subjects
Flash (photography) ,Hardware_MEMORYSTRUCTURES ,Software ,business.industry ,Computer science ,Universal memory ,NAND gate ,business ,Computer hardware ,Flash memory ,Flash file system ,Dram ,Block (data storage) - Abstract
NAND flash memory has been widely used as a storage medium in mobile devices, PCs, and workstations due to its advantages such as low power consumption, high performance, and random accessability compared to a hard disk drive. However, NAND flash cannot support in-place update so that it is mandatory to erase the entire block before overwriting the corresponding page. In order to overcome this drawback, flash storages need a software support, named Flash Translation Layer. However, as the high performance mass NAND flash memory is getting widely used, the size of mapping tables is increasing more than the limited DRAM size. In this paper, we propose an adaptive mapping information caching algorithm based on page mapping to solve this DRAM space shortage problem. Our algorithm uses a mapping information caching scheme which minimize the flash memory access frequency based on the analysis of several workloads. The experimental results show that the proposed algorithm can increase the performance by up to 70% comparing with the previous mapping information caching algorithm.
- Published
- 2013
4. An efficient use of PRAM for an enhancement in the performance and durability of NAND storage systems
- Author
-
Sanghyuk Jung, Yong Ho Song, and Sangyong Lee
- Subjects
Hardware_MEMORYSTRUCTURES ,business.industry ,Computer science ,Nand flash memory ,NAND gate ,Durability ,Flash memory ,Memory management ,Media Technology ,Hybrid storage ,Electrical and Electronic Engineering ,Latency (engineering) ,business ,Computer hardware - Abstract
NAND flash memory is widely used in many embedded systems owing to such advantages as a small size, shock resistance, and low power consumption. However, NAND flash memory has certain hardware limitations such as an "erase-before-write" constraint, which creates a long write latency. Therefore, many studies have been performed to reduce the write latency of NAND flash, one of which uses phase-changed RAM (PRAM) as a supplemental device to overcome the disadvantages of NAND flash memory. However, it is difficult to apply PRAM to storage systems owing to its limited density and high cost per capacity. To solve this problem, a novel management scheme for PRAM/NAND flash hybrid storage is proposed. Our proposed method uses limited PRAM space more efficiently by reducing the size of the data to be stored through an efficient compression scheme using differential values and rates. In addition, the proposed method improves the performance and durability of storage systems by efficiently reducing the flash program operation. Our experiments show that the proposed scheme can improve the performance and durability of PRAM/NAND flash hybrid storage with only slight increases in hardware costs.
- Published
- 2012
5. Architecture exploration of flash memory storage controller through a cycle accurate profiling
- Author
-
Sanghyuk Jung, Yong Ho Song, and Hoeseung Jung
- Subjects
Random access memory ,Hardware_MEMORYSTRUCTURES ,Computer science ,Nand flash memory ,business.industry ,Interface (computing) ,NAND gate ,Flash memory ,Flash (photography) ,Control theory ,Memory architecture ,Media Technology ,Electrical and Electronic Engineering ,Page ,business ,Computer hardware ,Flash file system - Abstract
Recently, NAND flash memory has been widely adopted as a storage medium in various devices such as mobile phones, MP3 players, and digital cameras. In particular, Solid State Drives (SSDs), which are composed of multiple NAND flash memories, have gradually replaced hard disk drives (HDD). However, SSDs have an inherent weakness stemming from NAND flash memory and its complex architecture. This phenomenon makes it difficult to analyze and optimize the performance of SSD controllers. To overcome this weakness, highly accurate system simulations are needed for exploring architectural parameters to maximize the performance during the design phase. In this paper, we implement a simulator that considers all of the hardware components in SSD to assist in generating quantitatively accurate analysis when an algorithm or controller is realized. This simulator models the detailed characteristics of hardware components such as operation clock frequency and resource conflicts in order to represent SSD in great detail. In the experiments section, we verify the impacts of interface speed, page size, and other configuration parameters by using this cycle accurate simulator. These analysis results can then be used as raw data for optimization.
- Published
- 2011
6. An efficient management scheme for updating redundant information in flash-based storage system
- Author
-
Min Choi, Yang-Sup Lee, Yong Ho Song, and Sanghyuk Jung
- Subjects
Triple modular redundancy ,Hardware_MEMORYSTRUCTURES ,business.industry ,Computer science ,RAID ,Data management ,Flash memory ,law.invention ,Hardware and Architecture ,Data redundancy ,law ,Embedded system ,Computer data storage ,Redundancy (engineering) ,business ,Software ,Computer hardware ,Flash file system - Abstract
Since flash memory has many attractive characteristics such as high performance, non-volatility, low power consumption and shock resistance, it has been widely used as a storage media in embedded and computer system environments. However, there are many shortcomings in flash memory such as potentially high I/O latency due to erase-before-write and poor durability due to limited erase cycles. To address these performance and reliability anomalies, many large-scale storage systems use redundancy-based parallel access schemes such as RAID techniques. However, such redundancy-based schemes incur high overhead due to generating and storing redundancy information, especially in flash-based storage systems. In this paper, we propose a novel and performance-effective approach using a redundancy-based data management scheme in flash storage, called Flash-aware Redundancy Array. The proposed technique not only reduces the redundancy management overhead by performing redundancy update operations during idle periods, but also provides a preventive mechanism to recover data from unexpected read errors occurring before such redundancy update operations finish. From the experiments, we found that the proposed technique improves flash-based storage systems by 19% in average execution time as compared to other redundancy-based approaches.
- Published
- 2010
7. Write-aware buffer management policy for performance and durability enhancement in NAND flash memory
- Author
-
Yong Ho Song, Xin Jin, and Sanghyuk Jung
- Subjects
Random access memory ,Hardware_MEMORYSTRUCTURES ,business.industry ,Computer science ,Nand flash memory ,NAND gate ,Disk buffer ,Write buffer ,Flash memory ,Write combining ,Flash (photography) ,Memory management ,Embedded system ,Media Technology ,Electrical and Electronic Engineering ,business ,Computer hardware ,Access time ,Flash file system - Abstract
The popularity of NAND flash memory has been growing rapidly in recent years, but the SSD (Solid-State Disk) has shown limited success in its battle against the hard disk. Besides the high price, SSD suffers performance degradation under random write requests, due to the intrinsic weak points of NAND flash: erase-before-write, asymmetric read/write access time, and limited program/erase cycles. In order to overcome these drawbacks, many buffer replacement algorithms have been proposed. However, considering the cost of write operations, it would be beneficial to have dirty pages updated before being flushed to flash memory. In this paper, we propose a new buffer management scheme to retain write-intensive pages in the buffer, and we confirm its effectiveness by applying it to one of the existing buffer management schemes. The simulation results indicate that the proposed scheme reduces up to 30% of the write count, and, therefore, extends the lifetime of NAND flash memories.
- Published
- 2010
8. A process-aware hot/cold identification scheme for flash memory storage systems
- Author
-
Yong Song, Yang-Sup Lee, and Sanghyuk Jung
- Subjects
Scheme (programming language) ,Hardware_MEMORYSTRUCTURES ,Identification scheme ,business.industry ,Computer science ,Nand flash memory ,Process (computing) ,Durability ,Flash memory ,Flash (photography) ,Identification (information) ,Embedded system ,Media Technology ,Electrical and Electronic Engineering ,business ,computer ,Computer hardware ,computer.programming_language - Abstract
NAND flash memory has attractive features compared to hard disk drives such as small size, no mechanical noise and shock resistance. But it also has some drawbacks such as no support for in-place updates and limited program/erase cycles, which trigger the development of sophisticated buffer management algorithms in order to reduce write and/or erase operations to flash memory. The significant gap in update frequency between hot and cold data motivates us to separate hot and cold data on different flash blocks to avoid unnecessary program/erase cycles. Many buffer management algorithms determine a request to be hot or cold based on its requested data size. However, the data size could become a wrong indicator of update frequency in many applications. In this paper, we propose a new hot/cold identification scheme in order to increase identification accuracy and, thus, to enhance storage performance and durability by reducing program/erase cycles. The proposed technique uses the process identification used in many operating systems as a hot/cold indicator. The experimental results show that the proposed scheme contributes to high performance and durability as compared to previously proposed identification schemes.
- Published
- 2010
9. Hierarchical use of heterogeneous flash memories for high performance and durability
- Author
-
Yong Song and Sanghyuk Jung
- Subjects
Random access memory ,Hardware_MEMORYSTRUCTURES ,Computer science ,Nand flash memory ,business.industry ,Durability ,Flash memory ,Non-volatile memory ,Flash (photography) ,Embedded system ,Data_FILES ,Media Technology ,Electrical and Electronic Engineering ,business ,Flash file system ,Computer hardware ,Degradation (telecommunications) - Abstract
The use of NAND flash memory for building permanent storage has been increasing in many embedded systems due to idiosyncrasies such as non-volatility and low energy consumption. The persistent requirements for high storage capacity have given rise to the increase of bit density per cell as in multi-level cells but this has come at the expense of performance and has resulted in degradation of durability. In this paper, we introduce a complementary approach to boost the performance and durability of MLC-based storage systems by employing a non-volatile buffer that temporarily holds the data heading to MLCs. We also propose algorithms to efficiently eliminate unnecessary write and erase operations in MLCs by performing a pre-merge in the buffer. Our experiments show that the proposed approach can decrease average response time by up to 4 times and increase durability by 4 times by adding only a small hardware cost.
- Published
- 2009
10. Performance analysis of Linux block io for mobile flash storage systems
- Author
-
Sanghyuk Jung, Seolhee Lee, and Yong Ho Song
- Subjects
business.industry ,Computer science ,Mobile computing ,computer.software_genre ,Flash memory ,Data access ,Mobile station ,Embedded system ,Operating system ,Mobile telephony ,Android (operating system) ,business ,computer ,Mobile device ,Flash file system - Abstract
Recently flash memory devices have been widely used in mobile storage systems. Users run various applications that require frequent access to data in the storage. However, the storage data access is usually handled through several software layers in host systems, and therefore the storage performance may be affected by individual software layers as well as sophisticated interaction between them. In this paper, we analyze the behavior of individual software layers involved in data access operations in a mobile device and find the layers that significantly contribute to performance degradation. The performance impact of IO schedulers in Android systems is also investigated.
- Published
- 2014
11. Compression ratio based hot/cold data identification for flash memory
- Author
-
Kyuwoon Kim, Yong Ho Song, and Sanghyuk Jung
- Subjects
Computer science ,Compression ratio ,Real-time computing ,Hit rate ,Process (computing) ,NAND gate ,Overhead (computing) ,Flash memory ,Flash file system - Abstract
This paper presents a hot/cold data identification technique for NAND flash storage systems. The proposed technique uses both compression ratio and sector size of requested data as identification criteria. In order to avoid high overhead due to compression process, the technique determines compression ratio using a fraction of data. The experimental results show that this technique contributes to effectively identify hot data and when used in buffer management to increase the hit rate effectively.
- Published
- 2011
12. A-PLR: Accumulative backup of mapping information for power loss recovery
- Author
-
Sangyong Lee, Yong Ho Song, and Sanghyuk Jung
- Subjects
Hardware_MEMORYSTRUCTURES ,Computer science ,business.industry ,Backup ,Computer data storage ,Response time ,Overhead (computing) ,business ,Flash file system ,Flash memory ,Computer hardware ,Term (time) ,Data recovery - Abstract
In NAND flash memory based storage systems, a flash translation layer (FTL) is usually employed to hide shortcomings of NAND flash memory such as erase-before-write and asymmetric read/write response time. Although there are several types of FTLs according to the mapping granularity, it is a recent trend to use a page-level mapping FTL. There are two basic methods of power loss recovery (PLR) schemes for page-level mapping FTL: per-page-unit method and the map block-unit method; however, these methods have shortcomings in term of the recovery time and the mapping information management overhead, respectively. In order to overcome disadvantages of PLR, thus, we propose a novel PLR, named accumulative backup of mapping information for power loss recovery (A-PLR), which provides a stable data recovery performance without any management overhead.
- Published
- 2010
13. SEPL: Smart Evicted Page List Buffer for NAND Flash Storage System
- Author
-
Yong Ho Song, Xin Jin, and Sanghyuk Jung
- Subjects
Random access memory ,Hardware_MEMORYSTRUCTURES ,business.industry ,Computer science ,Nand flash memory ,NAND gate ,Disk buffer ,Write buffer ,computer.software_genre ,Flash memory ,Flash (photography) ,Computer data storage ,Operating system ,business ,computer ,Dram - Abstract
NAND flash memory has become popular in the consumer market while its success in main storage market is still limited. One of the reasons is that NAND flash suffers severe performance degradation under random write requests, and these requests are inevitable since the complexity of the applications is growing rapidly. One way to mitigate the problem is by applying DRAM as the buffer between host and NAND flash to absorb these requests, and numbers of buffer management schemes such as CFLRU and FARS had been proposed. However, these algorithms do not respect write intensive and long-term pages enough. In this paper, we propose a buffer replacement algorithm with a smart eviction list and a brand new eviction criterion that helps retaining the write intensive pages in the buffer in order to lower down the number of write request into NAND flash memory. Experiments show that SEPL outperforms other algorithms in the traces where random access is dominant.
- Published
- 2010
14. FRA
- Author
-
Yang-Sup Lee, Sanghyuk Jung, and Yong Ho Song
- Subjects
Standard RAID levels ,Hardware_MEMORYSTRUCTURES ,Flash memory emulator ,RAID ,Computer science ,business.industry ,Parity drive ,Flash memory ,law.invention ,law ,Embedded system ,Data_FILES ,Redundancy (engineering) ,business ,Critical path method ,Flash file system ,Computer hardware - Abstract
Since flash memory has many attractive characteristics such as high performance, non-volatility, low power consumption and shock resistance, it has been widely used as storage media in the embedded and computer system environments. In the case of reliability, however, there are many shortcomings in flash memory: potentially high I/O latency due to erase-before-write and poor durability due to limited erase cycles. To overcome these problems, a RAID technique borrowed from storage technology based on hard disks is employed. In the RAID technology, multi-bit burst failures in the page, block or device are easily detected and corrected so that the reliability can be significantly enhanced. However the existing RAID-5 scheme for the flash-based storage has delayed response time for parity updating. To overcome this problem, we propose a novel approach using a RAID technique in flash storage, called Flash-aware Redundancy Array. In this approach, parity updates are postponed so that they are not included in the critical path of read and write operations. Instead, they are scheduled for when the device becomes idle. For example, the proposed scheme shows a 19% improvement in the average write response time, compared to other approaches.
- Published
- 2009
15. Hierarchical architecture of flash-based storage systems for high performance and durability
- Author
-
Jin-Hyuk Kim, Sanghyuk Jung, and Yong Ho Song
- Subjects
Hardware_MEMORYSTRUCTURES ,business.industry ,Computer science ,Nand flash memory ,Durability ,Flash memory ,Flash (photography) ,Embedded system ,Server ,Data_FILES ,Architecture ,business ,Flash file system ,Degradation (telecommunications) - Abstract
The use of NAND flash memory for building permanent storage has been increasing in many embedded systems due to properties such as non-volatility and low energy consumption. The persistent requirements for high storage capacity have given rise to the increase of bit density per cell as in multi-level cells but this has come at the expense of performance and has resulted in degradation of durability. In this paper, we introduce a complementary approach to boost the performance and durability of MLC-based storage systems by employing a non-volatile buffer that temporarily holds the data heading to MLCs. We also propose algorithms to efficiently eliminate unnecessary write and erase operations in MLCs by performing a pre-merge in the buffer. Our experiments show that the proposed approach can increase performance by up to 4 times and durability by 4 times by adding only a small hardware cost.
- Published
- 2009
16. Hierarchical Architecture of Flash-based Storage Systems for High Performance and Durability.
- Author
-
Sanghyuk Jung, Jin Hyuk Kim, and Yong Ho Song
- Subjects
FLASH memory ,COMPUTER storage device industry ,EMBEDDED computer systems ,INTEGRATED circuits ,ALGORITHMS - Abstract
The use of NAND flash memory for building permanent storage has been increasing in many embedded systems due to properties such as non-volatility and low energy consumption. The persistent requirements for high storage capacity have given rise to the increase of bit density per cell as in multi-level cells but this has come at the expense of performance and has resulted in degradation of durability. In this paper, we introduce a complementary approach to boost the performance and durability of MLC-based storage systems by employing a non-volatile buffer that temporarily holds the data heading to MLCs. We also propose algorithms to efficiently eliminate unnecessary write and erase operations in MLCs by performing a pre-merge in the buffer. Our experiments show that the proposed approach can increase performance by up to 4 times and durability by 4 times by adding only a small hardware cost. [ABSTRACT FROM AUTHOR]
- Published
- 2009
17. A Process-Aware Hot/Cold Identification Scheme for Flash Memory Storage Systems.
- Author
-
Sanghyuk Jung, Yangsup Lee, and Yong Ho Song
- Subjects
- *
FLASH memory , *HARD disks , *ALGORITHMS , *COMPUTER storage devices , *COMPUTER operating systems - Abstract
NAND flash memory has attractive features compared to hard disk drives such as small size, no mechanical noise and shock resistance. But it also has some drawbacks such as no support for in-place updates and limited program/erase cycles, which trigger the development of sophisticated buffer management algorithms in order to reduce write and/or erase operations to flash memory. The significant gap in update frequency between hot and cold data motivates us to separate hot and cold data on different flash blocks to avoid unnecessary program/erase cycles. Many buffer management algorithms determine a request to be hot or cold based on its requested data size. However, the data size could become a wrong indicator of update frequency in many applications. In this paper, we propose a new hot/cold identification scheme in order to increase identification accuracy and, thus, to enhance storage performance and durability by reducing program/erase cycles. The proposed technique uses the process identification used in many operating systems as a hot/cold indicator. The experimental results show that the proposed scheme contributes to high performance and durability as compared to previously proposed identification schemes. [ABSTRACT FROM AUTHOR]
- Published
- 2010
- Full Text
- View/download PDF
18. Hierarchical Use of Heterogeneous Flash Memories for High Performance and Durability.
- Author
-
Sanghyuk Jung and Yong Ho Song
- Subjects
- *
FLASH memory , *EMBEDDED computer systems , *RANDOM access memory , *COMPUTER storage device industry , *READ-only memory , *COMPUTERS - Abstract
The use of NAND flash memory for building permanent storage has been increasing in many embedded systems due to idiosyncrasies such as non-volatility and low energy consumption. The persistent requirements for high storage capacity have given rise to the increase of bit density per cell as in multi-level cells but this has come at the expense of performance and has resulted in degradation of durability. in this paper, we introduce a complementary approach to boost the performance and durability of MLC-based storage systems by employing a non-volatile buffer that temporarily holds the data heading to MLCs. We also propose algorithms to efficiently eliminate unnecessary write and erase operations in MLCs by performing a pre-merge in the buffer. Our experiments show that the proposed approach can decrease average response time by up to 4 times and increase durability by 4 times by adding only a small hardware cost. [ABSTRACT FROM AUTHOR]
- Published
- 2009
- Full Text
- View/download PDF
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.