Search

Metal-oxide-semiconductor capacitor was fabricated using in situ O2 plasma passivation and subsequent deposition of a HfO2 high-k gate stack on Ge. By extracting flat band voltages from capacitors with different equivalent oxide thicknesses (EOT), the effect of forming gas annealing (FGA) and O2 ambient annealing on the fixed charge was systematically investigated. The O2 ambient annealing is more effective than FGA as it reduced fixed charge density to 8.3 × 1011 cm-2 compared to 4.5 × 1012 cm-2 for at the same thermal budget and showed no degradation of EOT. Further, the distribution of fixed charges in gate stack was discussed in detail. [ABSTRACT FROM AUTHOR]

In situ NH3 plasma surface-nitridation treatments at 250 °C on both p- and n-type Ge(100) wafers were investigated. An ultrathin high quality GeOxNy interlayer was formed and exhibited dielectric breakdown for electric fields greater than 15 MV/cm. Well behaved capacitance-voltage characteristics were obtained for the complementary metal-oxide-semiconductor capacitors (CMOSCAPs) with HfO2(3 nm)/GeOxNy(1 nm) gate stacks. Gate leakage current density was below 5×10-7 A/cm2 at VFB±1 V for both MOSCAPs with an equivalent oxide thickness of 1.1 nm. Promising electrical properties of the CMOSCAPs indicate effective passivation of the Ge interface with GeOxNy interlayer formed by in situ NH3 plasma treatment. [ABSTRACT FROM AUTHOR]

The authors show the implications that the free carrier trapping lifetime has on the capacitance-voltage (CV) characterization method applied to metal-oxide-semiconductor (MOS) structures. It is shown that, whereas the CV characterization method for deducing interface state densities works well for Si, the generally used frequency range of 100 Hz–1 MHz is much less adapted to GaAs MOS structures. Only interface trapping states in very small portions of the GaAs bandgap are measured with this frequency range, and mainly the very important midgap region is not properly probed. Performing an additional measurement at 150 °C on GaAs MOS structures eliminates this problem. [ABSTRACT FROM AUTHOR]

Abstract: Numerous metal oxides have been studied worldwide as possible high-k gate dielectric candidates for MOS devices on alternative semiconductor materials (Ge, III/V compounds). We will discuss thermal and plasma-enhanced atomic layer deposition (ALD) of a few materials, HfO2 and Al2O3. We will spend some attention to characteristic features of the growth process and specific growth precursors as this is known to influence strongly the quality of the layer bulk as well as the interface. Detailed electrical characterization of MOS capacitors build on such dielectric layers, before and after forming gas anneals, shows that these interface modifications can lead to a marked decrease of the smaller interface state peaks close to the edges of the bandgap, whereas the larger mid-gap peaks are barely touched. The results of atomistic modeling of the oxidation of a GaAs surface help to understand the origin of these mid-gap electronic states, which are responsible for the apparent pinning of the Fermi level. [Copyright &y& Elsevier]