44 results on '"Kaczer, Ben"'
Search Results
2. Impact of Externally Induced Local Mechanical Stress on Electrical Performance of Decananometer MOSFETs.
- Author
-
Lee, Kookjin, Kaczer, Ben, Kruv, Anastasiia, Gonzalez, Mario, Eneman, Geert, Okudur, Oguzhan Orkut, Grill, Alexander, and De Wolf, Ingrid
- Subjects
- *
STRAINS & stresses (Mechanics) , *MECHANICAL loads , *COMPLEMENTARY metal oxide semiconductors , *METAL oxide semiconductor field-effect transistors , *FIELD-effect transistors , *TRANSISTORS , *THRESHOLD voltage - Abstract
Vertical, gigapascal-level mechanical stress (MS) is induced at different locations along the channel of 40-nm effective gate length planar CMOS field-effect transistor (FET) devices and electrical parameter variations are investigated. In both p-and n-channel devices, the threshold voltage, mobility, and ON-current are seen to change proportionally with the additional MS, while gate-induced drain-leakage current increases exponentially. A clear effect of the location of the applied force along the source–drain direction is observed on the transistor parameters. Simulations show that a mechanical load located closer to the FET source induces a stronger asymmetry between the source and drain stresses. This leads to asymmetric subband splitting/warping, which reduces the backscattering rate at the source, in line with theoretical predictions on the importance of the channel barrier near the source for current in quasi-ballistic transistors. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF
3. Efficient Modeling of Charge Trapping at Cryogenic Temperatures—Part II: Experimental.
- Author
-
Michl, Jakob, Grill, Alexander, Waldhoer, Dominic, Goes, Wolfgang, Kaczer, Ben, Linten, Dimitri, Parvais, Bertrand, Govoreanu, Bogdan, Radu, Iuliana, Grasser, Tibor, and Waltl, Michael
- Subjects
LOW temperatures ,TEMPERATURE ,COMPLEMENTARY metal oxide semiconductors ,THRESHOLD voltage - Abstract
We present time-zero characterization and an investigation on bias temperature instability (BTI) degradation between 4 and 300 K on large area high- ${k}$ CMOS devices. Our measurements show that negative BTI (NBTI) on pMOSFETs freezes out when approaching cryogenic temperatures, whereas there is still significant positive BTI (PBTI) degradation in nMOSFETs even at 4 K. To explain this behavior, we use an efficient implementation of the quantum mechanical nonradiative multiphonon charge trapping model presented in Part I and extract two separate trap bands in the SiO2 and HfO2 layer. We show that NBTI is dominated by defects in the SiO2 layer, whereas PBTI arises mainly from defects in the HfO2 layer, which are weakly recoverable and do not freeze out at low temperatures due to dominant nuclear tunneling at the defect site. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
4. Hot-Electron-Induced Punch-Through (HEIP) Effect in p-MOSFET Enhanced by Mechanical Stress.
- Author
-
Lee, Kookjin, Kaczer, Ben, Kruv, Anastasiia, Gonzalez, Mario, Degraeve, Robin, Tyaginov, Stanislav, Grill, Alexander, and De Wolf, Ingrid
- Subjects
STRAINS & stresses (Mechanics) ,METAL oxide semiconductor field-effect transistors ,IMPACT ionization ,FINITE element method ,FIELD-effect transistors - Abstract
Hot-carrier-induced degradation of short p-channel field-effect transistors in the presence of externally applied vertical mechanical force is investigated. The mechanical stress was induced in the devices by applying a normal load with a nanoindenter. Using finite element modeling, the induced stress to the channel was estimated to reach GPa range. It is shown that compressive mechanical stress considerably enhances the impact ionization rate and the generation of secondary electron-hole pairs. These can be trapped in the gate oxide and cause a hot-electron-induced punch-through effect and effective p-channel length reduction even after both mechanical and electrical stresses are removed. The presented findings indicate the importance of mechanical stress control and engineering for improving the device reliability. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
5. Modeling of Repeated FET Hot-Carrier Stress and Anneal Cycles Using Si–H Bond Dissociation/Passivation Energy Distributions.
- Author
-
Vandemaele, Michiel, Franco, Jacopo, Tyaginov, Stanislav, Groeseneken, Guido, and Kaczer, Ben
- Subjects
PASSIVATION ,GAUSSIAN distribution ,TIME pressure ,SEMICONDUCTOR devices - Abstract
We report measurements of multiple hot-carrier (HC) stress and high-temperature anneal cycles repeated on the same nFETs fabricated in a commercial 40-nm bulk CMOS technology. We model this cycled HC degradation anneal assuming Si–H bond breakage during stress and bond passivation during anneal, with the bond dissociation and passivation energies following a bivariate Gaussian distribution. Our model can describe multiple stress and anneal time scenarios well using a single parameter set and provides insights into the recovery behavior of HC-induced defects. We find no correlation between bond dissociation and passivation energies and observe that the repeated HC stress and anneal cycles suppress the low energies from the distribution of bond passivation energies, changing its shape from the Gaussian to a non-Gaussian form. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
6. Effects of Back-Gate Bias on the Mobility and Reliability of Junction-Less FDSOI Transistors for 3-D Sequential Integration.
- Author
-
Wu, Zhicheng, Franco, Jacopo, Vandooren, Anne, Roussel, Philippe, Kaczer, Ben, Linten, Dimitri, Collaert, Nadine, and Groeseneken, Guido
- Subjects
TRANSISTORS ,CHARGE carrier mobility ,FIELD-effect transistors ,METAL oxide semiconductor field-effect transistors ,THIN film transistors ,ANNEALING of metals - Abstract
Low thermal budget junction-less transistors with back-gate are fabricated as top-tier devices for 3-D sequential integration. The impact of back-gate bias on carrier mobility and bias temperature instability (BTI) reliability is investigated. The back-gate bias is shown to modulate the carrier mobility: specifically, mobility is increased under forward back-gate bias (FBB), which is ascribed to the carrier redistribution from the front-gate interface toward back-gate interface. Regarding BTI reliability, if a back-gate bias (V
BG ) is applied only during ON-state and a constant front-gate stress VG is used, BTI reliability is not influenced by the applied VBG (due to its negligible impact on the front-gate oxide field, Eox ). Therefore, supplying an FBB during ON-state can be used to adjust device performance—as VBG modulates the channel current through Vth and mobility—without reliability penalty. On the other hand, if the back-gate bias is applied during both ON- and OFF-states, while a constant stress Vov is maintained by adjusting the front-gate VG [i.e., VG – Vth (VBG ) is kept constant under different VBG ’s], the BTI reliability can be improved under FBB (due to a reduced Eox in the front-gate) without performance loss. The latter property can be used to improve the device reliability under circuit operation. [ABSTRACT FROM AUTHOR]- Published
- 2021
- Full Text
- View/download PDF
7. Investigation of the Impact of Externally Applied Out-of-Plane Stress on Ferroelectric FET.
- Author
-
Liu, Yefan, Clima, Sergiu, Hiblot, Gaspard, Matagne, Philippe, Popovici, Mihaela Loana, Kaczer, Ben, Velenis, Dimitrios, and De Wolf, Ingrid
- Subjects
STRAINS & stresses (Mechanics) ,FIELD-effect transistors ,FERROELECTRICITY ,HYSTERESIS loop ,ZIRCONIUM oxide - Abstract
The impact of out-of-plane mechanical stress on a hafnium zirconium oxide (HZO) based ferroelectric field effect transistor (FeFET) is studied using a nanoindenter combined with in-situ probing. It is demonstrated that the hysteresis loop shrinks with increasing compressive stress. The device current shows significant dependence on mechanical stress. By ab initio simulations, the Landau potentials of HZO under stress are calculated. The parameters of the Landau-Khalatnikov (LK) equation are extracted and used as input to a TCAD model. The simulation results match well to the experimental results. [ABSTRACT FROM AUTHOR]
- Published
- 2021
- Full Text
- View/download PDF
8. Extraction of Statistical Gate Oxide Parameters From Large MOSFET Arrays.
- Author
-
Stampfer, Bernhard, Simicic, Marko, Weckx, Pieter, Abbasi, Arash, Kaczer, Ben, Grasser, Tibor, and Waltl, Michael
- Abstract
In modern MOS technologies continuous scaling of the geometry of transistors has led to an increase of the variability between nominally identical devices. To study the variability and reliability of such devices, a statistically significant number of samples needs to be tested. In this work we present a characterization study of defects causing BTI and RTN, performed on custom built arrays consisting of thousands of nanoscale devices. In such nanoscale devices, variability and reliability issues are typically analyzed for individual defects. However, the large number of measurements needed to extract statistically meaningful results make this approach infeasible. To analyze the large set of measurement data, we employ statistical distributions of the threshold voltage shifts arising from defects that capture and emit charge. This allows us to extract defect statistics using a defect-centric approach. Defect distributions are characterized for various gate, drain and bulk biases, and for two geometries to verify the methodology and to obtain statistics suitable for TCAD modeling and lifetime estimation. With the TCAD models we extrapolate the observed degradation of the devices. Finally, we investigate the influence of bulk and drain stress biases on the defects and observe that the impact of bulk bias on the device degradation is similar to that of the gate bias. In contrast, drain stress with drain biases up to −0.45V appears to be negligible for the investigated technology. Our measurements also clearly reveal that the overall BTI degradation is heavily dependent on the gate-bulk stress bias, while the extracted number of RTN defects seems to be independent on stress. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
9. Bi-Modal Variability of nFinFET Characteristics During Hot-Carrier Stress: A Modeling Approach.
- Author
-
Makarov, Alexander, Kaczer, Ben, Chasin, Adrian, Vandemaele, Michiel, Bury, Erik, Jech, Markus, Grill, Alexander, Hellings, Geert, El-Sayed, Al-Moatasem, Grasser, Tibor, Linten, Dimitri, and Tyaginov, Stanislav
- Subjects
HIGH voltages ,GAUSSIAN distribution ,STATISTICS ,HOT carriers - Abstract
We present a statistical analysis of the cumulative impact of random traps (RTs) and dopants (RDs) on hot-carrier degradation (HCD) in n-channel FinFETs. Calculations are performed at three combinations of high stress voltages and for conditions close to the operating regime. We generate 200 different configurations of devices with RDs and subsequently solve the Boltzmann transport equation to obtain the continuous interface trap concentration ${N} _{\text {it}}$. These deterministic densities ${N} _{\text {it}}$ for each individual configuration are randomized and converted to 200 different configurations of RTs, yielding a total amount of 40,000 samples in our study. The analysis shows that at high stress voltages (with both RTs and RDs taken into account) probability densities of linear drain currents and device lifetimes are close to a bi-modal normal distribution, while in the operating regime such a trend is not visible. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
10. A Physically Unclonable Function Using Soft Oxide Breakdown Featuring 0% Native BER and 51.8 fJ/bit in 40-nm CMOS.
- Author
-
Chuang, Kai-Hsin, Bury, Erik, Degraeve, Robin, Kaczer, Ben, Linten, Dimitri, and Verbauwhede, Ingrid
- Subjects
HAMMING weight ,HAMMING distance ,ERROR rates ,METAL oxide semiconductor field-effect transistors ,OXIDES ,HIGH voltages ,COMPLEMENTARY metal oxide semiconductors - Abstract
This paper presents a physically unclonable function (PUF) based on the randomness of soft gate oxide breakdown (BD) locations in MOSFETs, namely, soft-BD PUF. The proposed PUF circuit features a self-limiting mechanism that generates exactly one soft-BD spot in a pair of NMOS transistors. Highly stable “0” and “1” bits with an equal probability of 0.5 are extracted based on the locations of the generated BDs. A differential readout scheme is employed based on the proposed reference-free sense amplifier (SA), resulting in good current sensitivity and side-channel attack resilience. The soft-BD PUF, fabricated in a 40-nm CMOS process, comprises all essential periphery circuits. Measurements show that the soft-BD PUF has good data stability in a wide operating range. The native bit error rate is 0% for $V_{\text {DD}}=1\,\,\text {V}$ and above, shown by measuring 10k readout cycles among 10k PUF cells. Data stability degrades at lower supply voltage and higher temperature due to the conductivity of PUF cells and the offset of SAs. Under the nominal $V_{\textrm {DD}}$ of 0.9 V in this technology, the throughput is shown to be at least 40 Mb/s and the PUF readout consumes only 51.8 fJ/bit. The averaged hamming weight and hamming distance are 0.497 and 0.496, respectively, showing a good randomness and uniqueness. The resulting PUF data show good statistical properties by passing all the relevant tests in the NIST 800-22 suite. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
11. Stochastic Modeling of the Impact of Random Dopants on Hot-Carrier Degradation in n-FinFETs.
- Author
-
Makarov, Alexander, Kaczer, Ben, Roussel, Philippe, Chasin, Adrian, Grill, Alexander, Vandemaele, Michiel, Hellings, Geert, El-Sayed, Al-Moatasem, Grasser, Tibor, Linten, Dimitri, and Tyaginov, Stanislav
- Subjects
STOCHASTIC models ,DOPING agents (Chemistry) ,HOT carriers ,TRANSISTORS ,STATISTICS - Abstract
Using the deterministic version of our hot-carrier degradation (HCD) model, we perform a statistical analysis of the impact of random dopants (RDs) on the HCD in n-FinFETs. For this, we use an ensemble of 200 transistors with different configurations of RDs. Our analysis shows that changes in the linear drain currents have broad distributions, thereby resulting in broad distributions of device lifetimes. While lifetimes are nearly normally distributed at high stress biases, under voltages close to the operating regime, the distribution has a substantially different shape. This observation considerably complicates extrapolation from accelerated stress conditions, thereby suggesting that a comprehensive statistical treatment of the impact of RDs is required. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
12. Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations.
- Author
-
Simicic, Marko, Weckx, Pieter, Parvais, Bertrand, Roussel, Philippe, Kaczer, Ben, and Gielen, Georges
- Subjects
METAL oxide semiconductor field-effect transistors ,RANDOM variables ,ELECTRIC circuits - Abstract
Advanced scaling and the introduction of new materials in the metal–oxide–semiconductor field-effect transistor (MOSFET) raise concerns about its reliability. Several degradation mechanisms, depending on operating conditions and time, can cause a significant change of the transistor parameters. The transistor area plays a large role when it comes to aging. In large-area MOSFETs, aging appears deterministic, while in small-area devices it is stochastic and convoluted with random telegraph noise. This is analogous to the time-zero random variability, which also reduces as the transistor gate area increases. The scope of this paper is to extend the knowledge of the time-dependent random variability as a function of MOSFET gate area scaling. The goal is to aid the designers in transistor sizing toward a more reliable design. As an example, the impact of time-dependent random variability is illustrated for an analog-to-digital converter. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
13. On the Apparent Non-Arrhenius Temperature Dependence of Charge Trapping in IIIV/High- ${k}$ MOS Stack.
- Author
-
Putcha, Vamsi, Franco, Jacopo, Vais, Abhitosh, Sioncke, Sonja, Kaczer, Ben, Linten, Dimitri, and Groeseneken, Guido
- Subjects
METAL oxide semiconductor field-effect transistors ,ELECTRIC potential ,SILICON carbide ,SEMICONDUCTOR devices ,SEMICONDUCTORS - Abstract
Operating temperature has a significant imp-act on the reliability of metal–oxide–semiconductor field effect transistors (MOSFETs). In Si-channel MOSFETs, the effective density of charged oxide defects ($\Delta {N}_{\text {eff}}$) at operating condition typically shows an Arrhenius temperature dependence with ${E}_{\text {A}}$ ~ 0.1 eV. In contrast, apparent non-Arrhenius temperature dependence is reported here for InGaAs devices subjected to BTI stress in a wide range of temperature (77–373 K). This apparent non-Arrhenius temperature dependence is explained here by the presence of three distinct populations of electron traps. Capture–emission-time maps are derived from the experimental data, and are modeled by three bivariate distributions of energy barriers for the capture and emission processes. The total $\Delta {V}_{\text {th}}$ measured in bias-temperature-instability experiments reflects different contributions from the three defect populations, depending on the chosen temperature range, and on the measurement timing. We show that a correct description of the three defect distributions is crucial to properly assess their impact on the device performance. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
14. NBTI-Generated Defects in Nanoscaled Devices: Fast Characterization Methodology and Modeling.
- Author
-
Gao, Rui, Ji, Zhigang, Manut, Azrif B., Zhang, Jian Fu, Zhang, Wei Dong, Franco, Jacopo, Kaczer, Ben, Linten, Dimitri, Groeseneken, Guido, and Wan Muhamad Hatta, Sharifah
- Subjects
COMPLEMENTARY metal oxide semiconductors ,ELECTRONIC circuit design ,HOLE traps (Semiconductors) ,NANOELECTROMECHANICAL systems ,BURST noise - Abstract
Negative bias temperature instability (NBTI)-generated defects (GDs) have been widely observed and known to play an important role in device’s lifetime. However, its characterization and modeling in nanoscaled devices is a challenge due to their stochastic nature. The objective of this paper is to develop a fast and accurate technique for characterizing the statistical properties of NBTI aging, which can be completed in one day and thus reduce test time significantly. The fast speed comes from replacing the conventional constant voltage stress by the voltage step stress (VSS), while the accuracy comes from capturing the GDs without recovery. The key advances are twofold: first, we demonstrate that this VSS-GD technique is applicable for nanoscaled devices; second, we verify the accuracy of the statistical model based on the parameters extracted from this technique against independently measured data. The proposed method provides an effective solution for GD evaluation, as required when qualifying a CMOS process. [ABSTRACT FROM PUBLISHER]
- Published
- 2017
- Full Text
- View/download PDF
15. Key Issues and Solutions for Characterizing Hot Carrier Aging of Nanometer Scale nMOSFETs.
- Author
-
Duan, Meng, Zhang, Jian Fu, Ji, Zhigang, Zhang, Wei Dong, Kaczer, Ben, and Asenov, Asen
- Subjects
METAL oxide semiconductor field-effect transistors ,NANOSTRUCTURED materials ,BAND gaps ,SILICON ,ELECTRIC fields - Abstract
Silicon bandgap limits the reduction of operation voltage when downscaling device sizes. This increases the electrical field within-a-device and hot carrier aging (HCA) is becoming an important reliability issue again for some CMOS technologies. For nanodevices, there are a number of challenges for characterizing their HCA: the random charge–discharge of traps in gate dielectric causes “within-a-device-fluctuation (WDF),” making the parameter shift uncertain after a given HCA. This can introduce errors when extracting HCA time exponents and it will be shown that the lower envelope of the WDF must be used. Nanodevices also have substantial device-to-device variation (DDV) and multiple tests are needed for evaluating their standard deviation ( $\sigma )$ and mean value ( $\mu $ ). Repeating the time-consuming HCA tests is costly and a voltage-step-stress method is applied to reduce the number of tests by 80%. For a given number of devices under tests (DUTs), there is a little information on the accuracy of the extracted $\sigma $ and $\mu $ . We will develop a method to provide this information, based on the defect-centric model. For 40 DUTs with an average of ten traps per device, the extracted $\mu $ and $\sigma $ has an accuracy of ±14% and ±24%, respectively, with a 95% confidence. [ABSTRACT FROM PUBLISHER]
- Published
- 2017
- Full Text
- View/download PDF
16. Reliable Time Exponents for Long Term Prediction of Negative Bias Temperature Instability by Extrapolation.
- Author
-
Gao, Rui, Manut, Azrif B., Ji, Zhigang, Ma, Jigang, Duan, Meng, Zhang, Jian Fu, Franco, Jacopo, Hatta, Sharifah Wan Muhamad, Zhang, Wei Dong, Kaczer, Ben, Vigar, David, Linten, Dimitri, and Groeseneken, Guido
- Subjects
EFFECT of temperature on metal oxide semiconductor field-effect transistors ,EXTRAPOLATION ,ENGINEERING standards ,HOLES (Electron deficiencies) ,POINT defects - Abstract
To predict the negative bias temperature instability (NBTI) toward the end of pMOSFETs’ ten years lifetime, power-law-based extrapolation is the industrial standard method. The prediction accuracy crucially depends on the accuracy of time exponents, n. n reported by early work spreads in a wide range and varies with measurement conditions, which can lead to unacceptable errors when extrapolated to ten years. The objective of this paper is to find how to make n extraction independent of measurement conditions. After removing the contribution from as-grown hole traps, a new method is proposed to capture the generated defects (GDs) in their entirety. n extracted by this method is around 0.2 and insensitive to measurement conditions for the four fabrication processes we tested. The model based on this method is verified by comparing its prediction with measurements. Under ac operation, the model predicts that the GD can contribute to ~90% of NBTI at ten years. [ABSTRACT FROM PUBLISHER]
- Published
- 2017
- Full Text
- View/download PDF
17. Hot-Carrier Degradation Modeling of Decananometer nMOSFETs Using the Drift-Diffusion Approach.
- Author
-
Sharma, Prateek, Tyaginov, Stanislav, Makarov, Alexander, Grasser, Tibor, Rauch, Stewart E., Franco, Jacopo, Kaczer, Ben, and Vexler, Mikhail I.
- Subjects
TRANSISTORS ,BOLTZMANN factor ,ELECTRON scattering - Abstract
We extend our previously suggested drift-diffusion (DD)-based hot-carrier degradation model to the case of decananometer transistors. Special attention is paid to the effect of electron–electron scattering, which populates the high energy tail of the carrier distribution function, by using a rate balance equation. We compare the results of the DD-based model with the results obtained from a spherical harmonics expansion of the Boltzmann transport equation as well as experimental data. We also study the accuracy and limits of the applicability of the DD-based model and conclude that this model is able to capture hot-carrier degradation in nMOSFETs over a range of gate lengths from 65 to 300 nm with excellent accuracy. [ABSTRACT FROM PUBLISHER]
- Published
- 2017
- Full Text
- View/download PDF
18. Monitoring Stress-Induced Defects in HK/MG FinFETs Using Random Telegraph Noise.
- Author
-
Puglisi, Francesco Maria, Costantini, Felipe, Kaczer, Ben, Larcher, Luca, and Pavan, Paolo
- Subjects
BURST noise ,RANDOM noise theory ,STRAINS & stresses (Mechanics) ,HIGH density storage ,STATISTICAL correlation - Abstract
In this letter, we report on nFinFETs degradation during stress exploiting ID and IG noise analysis. We employed a stress/measure approach to monitor device characteristics at different levels of cumulative stress. IG – VG and ID – VG indicators suggest defects generation to occur away from the channel. This is confirmed by the quantitative analysis of ID and IG stationary RTN signals at operating conditions, which show no correlation as opposite to what reported for planar FETs. Moreover, we analyze for the first time the ID -t and IG -t non-stationary instabilities during stress. The results confirm that the generation of defects responsible for SILC occurs away from the channel. Only in highly stressed devices, ID - $t$ and IG - $t$ curves observed during stress exhibit anti-correlation, due to comparable values of the gate and drain current levels originated by the high defect density. Hence, in nFinFETs, ID and IG RTN/instabilities might originate from mechanisms involving different entities. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
19. Insight Into Electron Traps and Their Energy Distribution Under Positive Bias Temperature Stress and Hot Carrier Aging.
- Author
-
Duan, Meng, Zhang, Jian Fu, Ji, Zhigang, Zhang, Wei Dong, Vigar, David, Asenov, Asen, Gerrer, Louis, Chandra, Vikas, Aitken, Rob, and Kaczer, Ben
- Subjects
ELECTRON traps ,SPECTRAL energy distribution ,HOT carriers ,STATIC random access memory chips ,ELECTRIC discharges - Abstract
The access transistor of SRAM can suffer both positive bias temperature instability (PBTI) and hot carrier aging (HCA) during operation. The understanding of electron traps (ETs) is still incomplete and there is little information on their similarity and differences under these two stress modes. The key objective of this paper is to investigate ETs in terms of energy distribution, charging and discharging properties, and generation. We found that both PBTI and HCA can charge ETs which center at 1.4 eV below conduction band ( Ec ) of high-k dielectric, agreeing with theoretical calculation. For the first time, clear evidences are presented that HCA generates new ETs, which do not exist when stressed by PBTI. When charged, the generated ETs’ peak is 0.2 eV deeper than that of preexisting ETs. In contrast with the power law kinetics for charging the preexisting ETs, filling the generated ETs saturates in seconds, even under an operation bias of 0.9 V. ET generation shortens device lifetime and must be included in modeling HCA. A cyclic and antineutralization ETs model is proposed to explain PBTI and HCA degradation, which consists of preexisting cyclic ETs, generated cyclic ETs, and antineutralization ETs. [ABSTRACT FROM AUTHOR]
- Published
- 2016
- Full Text
- View/download PDF
20. Understanding and Modeling the Temperature Behavior of Hot-Carrier Degradation in SiON nMOSFETs.
- Author
-
Tyaginov, Stanislav, Jech, Markus, Sharma, Prateek, Grasser, Tibor, Franco, Jacopo, and Kaczer, Ben
- Subjects
HOT carriers ,PERFORMANCE of metal oxide semiconductor field-effect transistors ,EFFECT of temperature on metal oxide semiconductor field-effect transistors ,HIGH field effects (Electric fields) ,SILICON compounds ,ELECTRON scattering ,MOLECULAR dissociation - Abstract
Using our physics-based model for hot-carrier degradation (HCD), we analyze the temperature behavior of HCD in nMOSFETs with a channel length of 44 nm. It was observed that, contrary to most previous findings, the linear drain current change ( \Delta I\mathrm {d,lin} ) measured during hot-carrier stress in these devices appears to be lower at higher temperatures. However, the difference between the \Delta I\mathrm {d,lin} values obtained at different temperatures decreases as the stress voltage increases. This trend is attributed to the single-carrier process of Si–H bond rupture, which is enhanced by the electron–electron scattering. We also consider another important modeling aspect, namely, the vibrational life-time of the Si–H bond, which also depends on the temperature. We finally show that our HCD model can successfully capture the temperature behavior of HCD with physically reasonable parameters. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
21. NBTI in Nanoscale MOSFETs—The Ultimate Modeling Benchmark.
- Author
-
Grasser, Tibor, Rott, Karina, Reisinger, Hans, Waltl, Michael, Schanovsky, Franz, and Kaczer, Ben
- Subjects
METAL oxide semiconductor field-effect transistors ,DISPERSION (Chemistry) ,DATA modeling ,INTERFACES (Physical sciences) ,STOCHASTIC processes - Abstract
After nearly half a century of research into the bias temperature instability, two classes of models have emerged as the strongest contenders. One class of models, the reaction-diffusion models, is built around the idea that hydrogen is released from the interface and that it is the diffusion of some form of hydrogen that controls both degradation and recovery. Although various variants of the reaction-diffusion idea have been published over the years, the most commonly used recent models are based on nondispersive reaction rates and nondispersive diffusion. The other class of models is based on the idea that degradation is controlled by first-order reactions with widely distributed (dispersive) reaction rates. We demonstrate that these two classes give fundamentally different predictions for the stochastic degradation and recovery of nanoscale devices, therefore providing the ultimate modeling benchmark. Using detailed experimental time-dependent defect spectroscopy data obtained on such nanoscale devices, we investigate the compatibility of these models with experiment. Our results show that the diffusion of hydrogen (or any other species) is unlikely to be the limiting aspect that determines degradation. On the other hand, the data are fully consistent with reaction-limited models. We finally argue that only the correct understanding of the physical mechanisms leading to the significant device-to-device variation observed in the degradation in nanoscale devices will enable accurate reliability projections and device optimization. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
22. Predictive Hot-Carrier Modeling of n-Channel MOSFETs.
- Author
-
Bina, Markus, Tyaginov, Stanislav, Franco, Jacopo, Rupp, Karl, Wimmer, Yannick, Osintsev, Dmitry, Kaczer, Ben, and Grasser, Tibor
- Subjects
METAL oxide semiconductor field-effect transistors ,HOT carriers ,CHARGE carriers ,ELECTRON-electron interactions ,ELECTRON scattering - Abstract
We present a physics-based hot-carrier degradation (HCD) model and validate it against measurement data on SiON n-channel MOSFETs of various channel lengths, from ultrascaled to long-channel transistors. The HCD model is capable of representing HCD in all these transistors stressed under different conditions using a unique set of model parameters. The degradation is modeled as a dissociation of Si–H bonds induced by two competing processes. It can be triggered by solitary highly energetical charge carriers or by excitation of multiple vibrational modes of the bond. In addition, we show that the influence of electron–electron scattering (EES), the dipole-field interaction, and the dispersion of the Si–H bond energy are crucial for understanding and modeling HCD. All model ingredients are considered on the basis of a deterministic Boltzmann transport equation solver, which serves as the transport kernel of a physics-based HCD model. Using this model, we analyze the role of each ingredient and show that EES may only be neglected in long-channel transistors, but is essential in ultrascaled devices. [ABSTRACT FROM PUBLISHER]
- Published
- 2014
- Full Text
- View/download PDF
23. Development of a Technique for Characterizing Bias Temperature Instability-Induced Device-to-Device Variation at SRAM-Relevant Conditions.
- Author
-
Duan, Meng, Zhang, Jian Fu, Ji, Zhigang, Zhang, Wei Dong, Kaczer, Ben, Schram, Tom, Ritzenthaler, Romain, Groeseneken, Guido, and Asenov, Asen
- Subjects
STATIC random access memory ,ELECTRONIC noise ,METAL oxide semiconductor field-effect transistors ,ELECTRIC circuit analysis ,RANDOM access memory - Abstract
SRAM is vulnerable to device-to-device variation (DDV), since it uses minimum-sized devices and requires device matching. In addition to the as-fabricated DDV at time-zero, aging induces a time-dependent DDV (TDDV). Bias temperature instability (BTI) is a dominant aging process. A number of techniques have been developed to characterize the BTI, including the conventional pulse- \(I\) – \(V\) , random telegraph noises, time-dependent defect spectroscopy, and TDDV accounting for the within-device fluctuation. These techniques, however, cannot be directly applied to SRAM, because their test conditions do not comply with typical SRAM operation. The central objective of this paper is to develop a technique suitable for characterizing both the negative BTI (NBTI) and positive BTI (PBTI) in SRAM. The key issues addressed include the SRAM relevant sensing Vg, measurement delay, capturing the upper envelope of degradation, sampling rate, and measurement time window. The differences between NBTI and PBTI are highlighted. The impact of NBTI and PBTI on the cell-level performance is assessed by simulation, based on experimental results obtained from individual devices. The simulation results show that, for a given static noise margin, test conditions have a significant effect on the minimum operation bias. [ABSTRACT FROM PUBLISHER]
- Published
- 2014
- Full Text
- View/download PDF
24. Impact of Duty Factor, Stress Stimuli, and Gate Drive Strength on Gate Delay Degradation with an Atomistic Trap-Based BTI Model.
- Author
-
Kukner, Halil, Weckx, Pieter, Raghavan, Praveen, Kaczer, Ben, Catthoor, Francky, Van Der Perre, Liesbet, Lauwereins, Rudy, and Groeseneken, Guido
- Abstract
With deeply scaled CMOS technology, Bias Temperature Instability (BTI) has become one of the most critical degradation mechanisms impacting the device reliability. In this paper, we present the BTI evaluation of a single inverter gate covering both the PMOS and NMOS degradations in a workload dependent, atomistic trap-based, stochastic BTI model. The gate propagation delay depends on the gate intrinsic delay, the input signal characteristics, and the output load. Thus, the BTI degradation is investigated due to the impact of 1) duty factor, 2) periodic clock-based and non-periodic random input sequences, 3) gate drive strength. The inverter is chosen due to its representativity of other CMOS logic gates. The applied BTI model is stochastic, and the device parameters are orthogonally generated by distributions. Results show 3% and 27% degradation shifts on the distribution mean and worst-case. In addition, it is shown that the near-critical paths with lower drive strength cells are more susceptible to the BTI degradation than the critical paths with higher drive strength cells. [ABSTRACT FROM PUBLISHER]
- Published
- 2012
- Full Text
- View/download PDF
25. Cryogenic to room temperature effects of NBTI in high-k PMOS devices.
- Author
-
Southwick, Richard G., Purnell, Shem T., Rapp, Blake A., Thompson, Ryan J., Pugmire, Shane K., Kaczer, Ben, Grasser, Tibor, and Knowlton, William B.
- Abstract
We present experimental evidence that trapping mechanisms contributing to the negative bias temperature instability (NBTI) of high-k dielectric p-channel metal oxide semiconductor (pMOS) transistors are thermally activated. Device behavior during stress and recovery from 300 K down to 6 K indicate the dominance of the hole trapping mechanism commonly attributed to NBTI is reduced as temperature decreases. Further, trends in the temperature dependence of drain current shifts suggest more than one mechanism is responsible for NBTI. Specifically, below 240 K, current degradation immediately following stress is no longer observed. In fact, the opposite effect occurs, which is suggestive of electron trapping as the dominant mechanism at such temperatures. [ABSTRACT FROM PUBLISHER]
- Published
- 2011
- Full Text
- View/download PDF
26. Characterization of Negative-Bias Temperature Instability of Ge MOSFETs With GeO2/Al2O3 Stack.
- Author
-
Ma, Jigang, Zhang, Jian Fu, Ji, Zhigang, Benbakhti, Brahim, Zhang, Wei Dong, Zheng, Xue Feng, Mitard, Jerome, Kaczer, Ben, Groeseneken, Guido, Hall, Steve, Robertson, John, and Chalker, Paul R.
- Subjects
METAL oxide semiconductor field-effect transistors ,TEMPERATURE effect ,GERMANIUM ,ALUMINUM oxide ,DIELECTRICS ,STRAINS & stresses (Mechanics) ,ENERGY levels (Quantum mechanics) ,ANNEALING of metals - Abstract
Ge is a candidate for replacing Si, especially for pMOSFETs, because of its high hole mobility. For Si-pMOSFETs, negative-bias temperature instabilities (NBTI) limit their lifetime. There is little information available for the NBTI of Ge-pMOSFETs with Ge/GeO2/Al2O3 stack. The objective of this paper is to provide this information and compare the NBTI of Ge- and Si-pMOSFETs. New findings include: 1) the time exponent varies with stress biases/field when measured by either the conventional slow dc or pulse I-V technique, making the conventional Vg -accelerated method for predicting the lifetime of Si-pMOSFETs inapplicable to Ge-pMOSFETs used in this paper; 2) the NBTI is dominated by positive charges (PCs) in dielectric, rather than generated interface states; 3) the PC in Ge/GeO2/Al2O3 can be fully annealed at 150 ^\circC ; and 4) the defect losses reported for Si sample were not observed. For the first time, we report that the PCs in oxides on Ge and Si behave differently, and to explain the difference, an energy-switching model is proposed for hole traps in Ge-MOSEFTs: their energy levels have a spread below the edge of valence band, i.e., Ev , when neutral, lift well above Ev after charging, and return below Ev following neutralization. [ABSTRACT FROM PUBLISHER]
- Published
- 2014
- Full Text
- View/download PDF
27. Improved Channel Hot-Carrier Reliability in p-FinFETs With Replacement Metal Gate by a Nitrogen Postdeposition Anneal Process.
- Author
-
Cho, Moonju, Arimura, Hiroaki, Lee, Jae Woo, Kaczer, Ben, Veloso, Anabela, Boccardi, Guillaume, Ragnarsson, Lars-Ake, Kauerauf, Thomas, Horiguchi, Naoto, and Groeseneken, Guido
- Abstract
Channel hot-carrier (CHC) reliability in p-FinFET devices is studied related to the postdeposition anneal (PDA) process. Clearly reduced CHC degradation is observed with \N2-PDA at the VG = VD stress condition. The interface defect density degradation calculated from the subthreshold slope is similar in the reference and PDA devices. However, the pre-existing high-k bulk defect is lower in the PDA-treated device as observed by the low-frequency-noise measurement. This leads to less hot/cold-carrier injection into the bulk defects at the high field under the VG = VD condition, where a higher charge trapping component is expected than under the classical VG \sim VD/\2 condition. The responsible bulk defect is pre-existing, not generated during the CHC stress as proven by the stress-induced leakage current analysis. [ABSTRACT FROM PUBLISHER]
- Published
- 2014
- Full Text
- View/download PDF
28. Use of SSTA Tools for Evaluating BTI Impact on Combinational Circuits.
- Author
-
Camargo, Vinicius V. A., Kaczer, Ben, Wirth, Gilson, Grasser, Tibor, and Groeseneken, Guido
- Subjects
INTEGRATED circuit design ,TRANSISTORS ,QUANTITATIVE research ,SENSITIVITY analysis ,MATHEMATICAL models - Abstract
This paper presents an extensive statistical study on the impact of bias temperature instability (BTI) on digital circuits. A statistical framework for the evaluation of BTI at the electrical (SPICE) level, enhanced by an atomistic model for BTI, is introduced. This framework is then employed to perform the timing analysis of different combinational paths using cells from a given library, aiming to statistically model BTI at the higher abstraction level. A statistical static timing analysis (SSTA) method is then performed and the results are compared to detailed simulations using atomistic models based on experimental data. The comparison between the two methods shows that for large paths both methods converge to the same distribution for the delay while for short paths the delay distributions are different causing the SSTA method to generate misleading results. An analysis is then performed in order to understand and formalize the results. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
29. NBTI Reliability of SiGe and Ge Channel pMOSFETs With \SiO2/\HfO2 Dielectric Stack.
- Author
-
Franco, Jacopo, Kaczer, Ben, Mitard, Jerome, Toledano-Luque, Maria, Roussel, Philippe J., Witters, Liesbeth, Grasser, Tibor, and Groeseneken, Guido
- Abstract
Due to a significantly reduced negative-bias temperature instability (NBTI), (Si)Ge channel pMOSFETs are shown to offer sufficient reliability at ultrathin equivalent oxide thickness. The intrinsically superior NBTI robustness of the MOS system consisting of a Ge-based channel and a \SiO2/ \HfO2 dielectric stack is ascribed to a reduced availability of interface precursor defects and to a significantly reduced interaction of channel carriers with gate dielectric defects due to a favorable energy decoupling. Owing to this effect, a significantly reduced time-dependent variability of nanoscale devices is also observed. The superior reliability is shown to be process and architecture independent by comparing both our results on a variety of Ge-based device families and published data of other groups. [ABSTRACT FROM PUBLISHER]
- Published
- 2013
- Full Text
- View/download PDF
30. Part II: Investigation of Subthreshold Swing in Line Tunnel FETs Using Bias Stress Measurements.
- Author
-
Walke, Amey M., Vandooren, Anne, Kaczer, Ben, Verhulst, Anne S., Rooyackers, Rita, Simoen, Eddy, Heyns, Marc M., Rao, V. Ramgopal, Groeseneken, Guido, Collaert, Nadine, and Thean, Aaron Voon-Yew
- Subjects
FIELD-effect transistors ,SIMULATION methods in education ,SILICON isotopes ,BORON isotopes ,SEMICONDUCTORS ,DIELECTRICS ,SPECTRUM analysis - Abstract
The role of trap-assisted tunneling (TAT) in the degradation of the subthreshold swing (SS) in n-type line tunnel field-effect transistors (TFETs) is investigated through the experiments and simulations. A two to fourfold increase in the interface state density is achieved by applying a positive or a negative stress between the gate and the source. The negative stress shows no impact on the SS in spite of nearly fourfold increase in the interface state density. A nearly twofold increase in interface state density and improvement in SS are observed under the application of positive stress. The improvement in SS is attributed to H^+ species released from the Si/SiO2 interface during stress, which moves toward the bulk Si, passivating boron and bulk Si traps, thereby improving the SS. Under negative stress bias, the released H^+ species drifts toward the gate electrode, and hence no change in SS was observed. These experiments suggest that the SS degradation is mainly caused by TAT through bulk Si traps and insensitive to interface traps. A good control of bulk semiconductor trap density will be required to achieve sub-60-mV/decade SS in line TFETs. [ABSTRACT FROM PUBLISHER]
- Published
- 2013
- Full Text
- View/download PDF
31. Channel Hot Carrier Degradation Mechanism in Long/Short Channel n-FinFETs.
- Author
-
Cho, Moonju, Roussel, Philippe, Kaczer, Ben, Degraeve, Robin, Franco, Jacopo, Aoulaiche, Marc, Chiarella, Thomas, Kauerauf, Thomas, Horiguchi, Naoto, and Groeseneken, Guido
- Subjects
LOGIC circuits ,HOT carriers ,HIGH field effects (Electric fields) ,LOGIC devices ,ELECTRONIC equipment - Abstract
The channel hot carrier degradation mechanisms in n-FinFET devices are studied. In long channel devices, interface degradation by hot carriers mainly degrades the device at the maximum impact ionization condition (VG\sim VD/2). At higher VG closer to VD, cold and hot carrier injection to the oxide bulk defect increases and dominates at the VG=VD stress condition. On the other hand, in short channel devices, hot carriers are generated continuously with respect to VG and highly at VG=VD, and this hot carrier injection into the oxide bulk defect is the main degradation mechanism. [ABSTRACT FROM PUBLISHER]
- Published
- 2013
- Full Text
- View/download PDF
32. New Analysis Method for Time-Dependent Device-To-Device Variation Accounting for Within-Device Fluctuation.
- Author
-
Duan, Meng, Zhang, Jian F., Ji, Zhigang, Zhang, Wei Dong, Kaczer, Ben, Schram, Tom, Ritzenthaler, Romain, Groeseneken, Guido, and Asenov, Asen
- Subjects
VARIABILITY (Psychometrics) ,NANOSTRUCTURED materials ,DATA acquisition systems ,STATISTICAL correlation ,FLUCTUATIONS (Physics) - Abstract
Variability of nanometer-size devices is a major challenge for circuit design. Apart from the as-fabricated variability, the postfabrication degradation introduces a time-dependent variability, originating from statistical distribution of charge location and number. The existing characterization techniques do not always capture the maximum degradation. Some of them does not separate the device-to-device variation from the charging fluctuation within the same device, either. The objective of this paper is to develop a new analysis method for characterizing time-dependent device-to-device variation, accounting for within-device fluctuation (TVF). The TVF captures the maximum degradation, separate device-to-device variation from within-device fluctuation, and reduce the data points by three orders of magnitude. It is shown that the popular data acquisition at discrete time points does not capture the fluctuation well and drain current must be measured continuously. The TVF shows that degradation has two components—a fluctuation with time and one whose discharge is not observed under a given bias. Although both of them increase with stress time, the correlation between them is weak, indicating two different origins. [ABSTRACT FROM AUTHOR]
- Published
- 2013
- Full Text
- View/download PDF
33. SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices—Part I: NBTI.
- Author
-
Franco, Jacopo, Kaczer, Ben, Roussel, Philippe J., Mitard, Jérôme, Cho, Moonju, Witters, Liesbeth, Grasser, Tibor, and Groeseneken, Guido
- Subjects
- *
METAL oxide semiconductor field-effect transistors , *COMPLEMENTARY metal oxide semiconductors , *DIGITAL electronics , *LOGIC circuits , *ROBUST control - Abstract
We report extensive experimental results of the negative bias temperature instability (NBTI) reliability of SiGe channel pMOSFETs as a function of the main gate-stack parameters. The results clearly show that this high-mobility channel technology offers significantly improved NBTI robustness compared with Si-channel devices, which can solve the reliability issue for sub-1-nm equivalent-oxide-thickness devices. A physical model is proposed to explain the intrinsically superior NBTI robustness. [ABSTRACT FROM AUTHOR]
- Published
- 2013
- Full Text
- View/download PDF
34. SiGe Channel Technology: Superior Reliability Toward Ultra-Thin EOT Devices—Part II: Time-Dependent Variability in Nanoscaled Devices and Other Reliability Issues.
- Author
-
Franco, Jacopo, Kaczer, Ben, Toledano-Luque, María, Roussel, Philippe J., Kauerauf, Thomas, Mitard, Jérôme, Witters, Liesbeth, Grasser, Tibor, and Groeseneken, Guido
- Subjects
- *
FET switches , *THRESHOLD voltage , *METAL oxide semiconductor field-effect transistors , *ELECTRIC breakdown , *ELECTRIC discharges , *BREAKDOWN voltage - Abstract
The time-dependent variability of nanoscaled \Si0.45 \Ge0.55 pFETs with varying thicknesses of the Si passivation layer is studied. Single charge/discharge events of gate oxide defects are detected by measuring negative bias-temperature instability (NBTI)-like threshold voltage (Vth) shift relaxation transients. The impact of such individually charged defect on device Vth is observed to be exponentially distributed. SiGe channel devices with a reduced thickness of their Si passivation layer show a reduced average number of active defects and a reduced average impact per charged defect on device Vth. Our model for the superior reliability of the SiGe channel technology previously proposed in Part I, which is based on the energy decoupling between channel holes and dielectric defects, is shown to also explain these experimental observations. Other reliability mechanisms, such as \1/f noise, body biasing during NBTI, channel hot carriers, and time-dependent dielectric breakdown, are also investigated. None of these mechanisms are observed to constitute a showstopper for the reliability of this promising novel technology. [ABSTRACT FROM AUTHOR]
- Published
- 2013
- Full Text
- View/download PDF
35. New Insights Into Defect Loss, Slowdown, and Device Lifetime Enhancement.
- Author
-
Duan, Meng, Zhang, Jian Fu, Ji, Zhigang, Zhang, Wei Dong, Kaczer, Ben, De Gendt, Stefan, and Groeseneken, Guido
- Subjects
ELECTRIC potential ,HIGH voltages ,METAL oxide semiconductor field-effect transistors ,CHARGE coupled devices ,MANUFACTURING defects ,PRODUCT liability - Abstract
Defects in gate oxide cause breakdown and shorten device lifetime. Early works mainly focused on generation process that converts a precursor into a charged defect. Although it can be neutralized through “recovery,” the defect is still there and will recharge when resuming stress. Recently, we have shown that this is not always the case and some defects can be lost, but a detailed investigation is missing. The central objective of this work is to accurately define and extract the loss, separate it from slowdown, and evaluate their enhancement of device lifetime. Loss is defined as elimination of defects, while slowdown means that recharging a “hardened” precursor takes longer than charging a fresh one. Clear evidences show that losses originate from permanent components, i.e., generated interface states and antineutralization positive charges, while slowdown occurs to both permanent and recoverable components. Loss is thermally accelerated, but slowdown of recoverable component is not. This improved understanding adds slowdown and losses to the existing framework for defects. For the first time, we report that the losses and slowdown enhance device lifetime by a factor of 2.6–4.3, for an allowed threshold voltage shift of 20–45 mV. [ABSTRACT FROM AUTHOR]
- Published
- 2013
- Full Text
- View/download PDF
36. Insight Into N/PBTI Mechanisms in Sub-1-nm-EOT Devices.
- Author
-
Cho, Moonju, Lee, Jae-Duk, Aoulaiche, Marc, Kaczer, Ben, Roussel, Philippe, Kauerauf, Thomas, Degraeve, Robin, Franco, Jacopo, Ragnarsson, Lars-Åke, and Groeseneken, Guido
- Subjects
METAL oxide semiconductor field-effect transistors ,TEMPERATURE effect ,STRAINS & stresses (Mechanics) ,DIELECTRICS ,OXIDES ,SEMICONDUCTORS ,LOGIC devices ,QUANTUM tunneling - Abstract
New insights into the negative/positive bias temperature instability (N/PBTI) degradation mechanisms in the sub-1-nm equivalent oxide thickness (EOT) regime are presented in this paper. The electric field requirements suggested by the International Roadmap for Semiconductors demand an even higher value in the sub-1-nm-EOT regime, which is practically difficult to meet with the increased hole trapping mechanism involved. Thus, a fixed electric field target of 5 MV/cm is considered as well here, which might be a reasonable target to achieve. The sub-1-nm-EOT devices in this paper are obtained by adopting a thinner TiN metal gate inducing Si in-diffusion and reducing the interfacial oxide layer thickness. NBTI degradation follows an isoelectric field model in over an EOT of 1 nm due to the degradation mechanism of \Si/SiO2 interface state generation combined with a hole trapping mechanism. However, in the sub-1-nm-EOT regime, the probability of hole trapping into the gate dielectric increases, and it is strongly dependent on the thickness of the interfacial oxide layer. Several experimental proofs of this increased bulk defect effect are shown in this paper. In addition, the bulk defect affecting NBTI is shown to be mostly a preexisting defect, although the permanently generated defects are relatively higher in sub-1-nm-EOT devices. Therefore, NBTI in the sub-1-nm-EOT regime faces the lifetime limit by both electric field dependence and increased degradation by increased hole trapping into bulk defects. Further, we found a minimum interfacial layer thickness of 0.4 nm that is required to prevent the accelerated NBTI degradation by increased direct tunneling. The main degradation mechanism of PBTI in sub-1-nm EOT is the electron trapping into bulk defects, which is the same as in over 1-nm-EOT devices. This enables us to modulate the bulk defect energetic locations in the oxide and to improve PBTI. [ABSTRACT FROM AUTHOR]
- Published
- 2012
- Full Text
- View/download PDF
37. Circuit Design-Oriented Stochastic Piecewise Modeling of the Postbreakdown Gate Current in MOSFETs: Application to Ring Oscillators.
- Author
-
Martin-Martinez, Javier, Kaczer, Ben, Degraeve, Robin, Roussel, Philippe J., Rodriguez, Rosana, Nafria, Montserrat, Aymerich, Xavier, Dierickx, B., and Groeseneken, Guido
- Abstract
A methodology to incorporate the MOSFET gate dielectric breakdown (BD) failure mechanism in the design of complex systems is presented. The model accounts for the statistical nature of the BD phenomenon, is easily extensible to different device geometries and operation conditions (following the established scaling rules for the mechanism), considers the stress history, and can be easily implemented in circuit simulation tools. Device level characterization of the BD mechanism is presented, which is the base for model parameter extraction. The model has been introduced in a circuit simulator to show its suitability for evaluation of the BD effect in circuits and their reliability, taking ring oscillators as example. [ABSTRACT FROM PUBLISHER]
- Published
- 2012
- Full Text
- View/download PDF
38. The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps.
- Author
-
Grasser, Tibor, Kaczer, Ben, Goes, Wolfgang, Reisinger, Hans, Aichinger, Thomas, Hehenberger, Philipp, Wagner, Paul-Jürgen, Schanovsky, Franz, Franco, Jacopo, Toledano Luque, María, and Nelhiebel, Michael
- Subjects
- *
TEMPERATURE effect , *SWITCHING circuits , *COMPLEMENTARY metal oxide semiconductors , *DIFFUSION , *GATE array circuits , *METALLIC oxides , *STRAINS & stresses (Mechanics) - Abstract
One of the most important degradation modes in CMOS technologies, the bias temperature instability (BTI) has been known since the 1960s. Already in early interpretations, charge trapping in the oxide was considered an important aspect of the degradation. In their 1977 paper, Jeppson and Svensson suggested a hydrogen-diffusion controlled mechanism for the creation of interface states. Their reaction–diffusion model subsequently became the dominant explanation of the phenomenon. While Jeppson and Svensson gave a preliminary study of the recovery of the degradation, this issue received only limited attention for many years. In the last decade, however, a large number of detailed recovery studies have been published, showing clearly that the reaction–diffusion mechanism is inconsistent with the data. As a consequence, the research focus shifted back toward charge trapping. Currently available advanced charge-trapping theories based on switching oxide traps are now able to explain the bulk of the experimental data. We give a review of our perspective on some selected developments in this area. [ABSTRACT FROM PUBLISHER]
- Published
- 2011
- Full Text
- View/download PDF
39. Interface Trap Characterization of a 5.8-\\rm \AA EOT p-MOSFET Using High-Frequency On-Chip Ring Oscillator Charge Pumping Technique.
- Author
-
Cho, Moonju, Kaczer, Ben, Aoulaiche, Marc, Degraeve, Robin, Roussel, Philippe, Franco, Jacopo, Kauerauf, Thomas, Ragnarsson, Lars Åke, Hoffmann, Thomas Y., and Groeseneken, Guido
- Subjects
- *
METAL oxide semiconductor field-effect transistors , *INTEGRATED circuits , *QUANTUM tunneling , *SILICON , *ITERATIVE methods (Mathematics) , *ALGORITHMS , *ELECTRIC oscillators , *ELECTRIC currents - Abstract
Extraction of interfacial trap density Nit in extremely reduced gate oxides with equivalent oxide thickness (EOT) below 1 nm by conventional charge pumping is virtually impossible due to the high gate leakage current through the very thin oxide. However, interface quality assessment in subnano EOT devices is essential for the reliability and performance improvement of future logic devices. In this paper, an accurate approach to determine the interfacial trap density in a 5.8- \\rm\AA EOT device is performed by an advanced charge pumping technique employing ring-oscillator-connected devices. A consistency comparison of this technique to the conventional charge pumping is done by a frequency sweep on the 10.1-\\rm \AA EOT device. Clear charge pumping currents are obtained on the 5.8- \\rm\AA EOT oxide, and further analysis by varying the applied frequency and amplitude is performed. The interface trap density in the 5.8-\\rm\AA EOT device is found to be higher than that in the 10.1- \\rm\AA EOT device due to the physically reduced interfacial layer in the thinner EOT device. Moreover, direct tunneling-based calculation gives the charge injection distance as about 2 \\rm\AA inside the oxide. Stress-induced defect generation is investigated by applying dc stress between charge pumping and Idrain - Vgate measurements. The 5.8- \\rm\AA EOT device shows higher initial Nit but lower stress-induced Nit as compared with the 10.1- \\rm\AA EOT device. The bulk trap Not generated after stress is higher in the 5.8- \\rm\AA EOT device due to the higher initial bulk trap density. [ABSTRACT FROM AUTHOR]
- Published
- 2011
- Full Text
- View/download PDF
40. Statistical Model for MOSFET Bias Temperature Instability Component Due to Charge Trapping.
- Author
-
Wirth, Gilson I., da Silva, Roberto, and Kaczer, Ben
- Subjects
STATISTICAL physics ,METAL oxide semiconductor field-effect transistors ,PLASMA instabilities ,ELECTRIC charge ,RELIABILITY in engineering ,MONTE Carlo method ,SIMULATION methods & models ,TEMPERATURE measurements ,SWITCHING circuits - Abstract
Bias temperature instability (BTI) is a serious reliability concern for MOS transistors. This paper covers theoretical analysis, Monte Carlo simulation, and experimental investigation of the charge trapping component of BTI. An analytical model for both stress and recovery phases of BTI is presented. Furthermore, the model properly describes device behavior under periodic switching, also called AC-BTI or cyclostationary operation. The model is based on microscopic device physics parameters, which are shown to cause statistical variation in transistor BTI behavior. It is shown that a universal logarithmic law describes the time dependence of charge trapping in both stress and recovery phases, and that the time dependence may be separated from the temperature and bias point dependence. Analytical equations for the statistical parameters are provided. The model is compared with experimental data and Monte Carlo simulation results. [ABSTRACT FROM AUTHOR]
- Published
- 2011
- Full Text
- View/download PDF
41. Off-State Degradation of High-Voltage-Tolerant nLDMOS-SCR ESD Devices.
- Author
-
Griffoni, Alessio, Chen, Shih-Hung, Thijs, Steven, Kaczer, Ben, Franco, Jacopo, Linten, Dimitri, De Keersgieter, An, and Groeseneken, Guido
- Subjects
METAL oxide semiconductors ,LOGIC circuits ,HIGH voltages ,ELECTRIC discharges ,THYRISTORS ,SEMICONDUCTOR defects ,RELIABILITY in engineering ,ELECTRIC lines - Abstract
The off-state degradation of n-channel laterally diffused metal–oxide–semiconductor (MOS) silicon-controlled-rectifier electrostatic-discharge (ESD) devices for high-voltage applications in standard low-voltage complementary MOS technology is studied. Based on experimental data and technology computer-aided design simulations, impact ionization induced by conduction-band electrons tunneling from an \n^+ poly-Si gate to an n-well is identified to be the driving force of device degradation. Device optimization is proposed, which improves both off-state and ESD reliability. [ABSTRACT FROM AUTHOR]
- Published
- 2011
- Full Text
- View/download PDF
42. A Single Pulse Charge Pumping Technique for Fast Measurements of Interface States.
- Author
-
Lin, L., Ji, Zhigang, Zhang, Jian Fu, Zhang, Wei Dong, Kaczer, Ben, De Gendt, Stefan, and Groeseneken, Guido
- Subjects
INTERFACES (Physical sciences) ,TIME measurements ,STRAINS & stresses (Mechanics) ,PULSE measurement ,DIELECTRICS ,ELECTRIC transients - Abstract
Characterizing interface states is a key task, and it typically takes seconds when conventional techniques, such as charge pumping (CP), are used. The stress-induced degradation can recover substantially during this time, and there is a need to improve the measurement speed. The central task of this work is to reduce the measurement time for interface states from seconds to microseconds to minimize the recovery. A fast single pulse CP (SPCP) technique is developed. By exploring the differences in the transient currents corresponding to the two edges of the gate pulse, the net charges pumped into devices can be obtained, and their saturation level is used to evaluate interface states. Unlike the conventional CP (CCP) method, the contribution of currents during the plateaus of gate pulse is excluded for SPCP, making it less vulnerable to the interferences of gate leakage and defects within dielectrics. For the first time, the SPCP allows the recovery of interface states being monitored with a time resolution in microseconds. The results show that the recovery of stress-induced interface states is substantial within 100 \mu\s, which would be missed if the CCP were used. [ABSTRACT FROM PUBLISHER]
- Published
- 2011
- Full Text
- View/download PDF
43. Extraction of the Random Component of Time-Dependent Variability Using Matched Pairs.
- Author
-
Kaczer, Ben, Franco, Jacopo, Roussel, Philippe J., Groeseneken, Guido, Chiarella, Thomas, Horiguchi, Naoto, and Grasser, Tibor
- Subjects
TIME-dependent density functional theory ,SEMICONDUCTORS ,ELECTRON mobility ,DIELECTRICS ,GALLIUM nitride - Abstract
Based on the so-called defect-centric statistics, we propose the average impact of a single charged trap on FET threshold voltage as a physically based measure of the random component of time-dependent variability. We show that it can be extracted using matched pairs, analogously to time-zero variability. To that end, the defect-centric statistics of matched pairs are discussed and the correlation between time-zero and time-dependent variances is formalized. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
44. Energy Distribution of Positive Charges in Al2O3GeO2/Ge pMOSFETs.
- Author
-
Ma, Jigang, Zhang, Jian F., Ji, Zhigang, Benbakhti, Brahim, Zhang, Wei, Mitard, Jerome, Kaczer, Ben, Groeseneken, Guido, Hall, Steve, Robertson, John, and Chalker, Paul
- Subjects
ELECTRIC power distribution reliability ,ALUMINUM oxide ,METAL oxide semiconductor field-effect transistors ,CHARGE density waves ,ELECTRIC circuits ,LOGIC circuits - Abstract
The high hole mobility of Ge makes it a strong candidate for end of roadmap pMOSFETs and low interface states have been achieved for the Al2O3/GeO2/Ge gate-stack. This structure, however, suffers from significant negative bias temperature instability (NBTI), dominated by positive charge (PC) in Al2O3GeO2. An in-depth understanding of the PCs will assist in the minimization of NBTI and the defect energy distribution will provide valuable information. The energy distribution also provides the effective charge density at a given surface potential, a key parameter required for simulating the impact of NBTI on device and circuit performance. For the first time, this letter reports the energy distribution of the PC in Al2O3GeO2 on Ge. It is found that the energy density of the PC has a clear peak near Ge Ec at the interface and a relatively low level between Ec and Ev. Below Ev at the interface, it increases rapidly and screens 20% of the Vg rise. [ABSTRACT FROM PUBLISHER]
- Published
- 2014
- Full Text
- View/download PDF
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.