Search

Your search keyword '"A-to-D Converter"' showing total 5 results
Start Over Descriptor "A-to-D Converter"
5 results on '"A-to-D Converter"'

1. Toward Wide-Band High-Resolution Analog-to-Digital Converters Using Hybrid Filter Bank Architecture.

Author

Szlachetko, Boguslaw

Subjects
*ANALOG-to-digital converters, *DIGITAL electronics -- Research, *BROADBAND communication systems, *COGNITIVE radio, *WIRELESS communications
Abstract

The paper presents the problem of design and simulation of a high-speed wide-band high-resolution analog-to-digital (ADC) converter working in a bandpass scenario. Such converters play a crucial role in software-defined radio and in cognitive radio technology. One way to circumvent the limits of today's ADC technologies is to split the analog input signal into multiple components and then sample them with ADCs in parallel. The two main split approaches, time interleaved and frequency splitting, can be modeled using a filter bank paradigm, where each of these two architectures requires a specific analysis for its design. In this research, the frequency splitting approach was implemented with the use of a hybrid filter bank ADC, which requires an output digital filter bank perfectly matched to the input analog filter bank. To achieve this end, an analog transfer function, together with an assumption of strictly band-limited input signal, has been used to design the digital filter bank so far. In contrast, the author proposes dropping the band-limit assumption and shows that the out-of-band input signal has to be taken into account when designing a hybrid filter bank. [ABSTRACT FROM AUTHOR]

Published
2016
Full Text
View/download PDF

2. 偶高調波ミクサとΔΣ-TDCを用いたダウンコンバーティングAD変換器の提案

Subjects
偶高調波ミクサ, 時間‐デジタル変換器, down-converter, ＡＤ変換器, Delta-Sigma-TDC, ΔΣ‐ＴＤＣ, ダウンコンバータ, even-harmonic mixer, A-to-D Converter, ダイレクトコンバージョン, direct conversion, Time-to-Digital Converter
Abstract

偶高調波ミクサとΔΣTDCを用いた周波数変換機能を持つAD変換器を提案し，その設計手法について検討した．また，提案する構成を実際に0.18μmCMOSプロセスを用いて200MHzのRF信号をベースバンド帯域へ変換するよう設計試作し，予備的な測定結果を示した．

Published
2016

3. A 10 bit A-to-D converter development within power optimized BCD technology

Author

Antonio D'Amico, Luca Petruzzi, Dieter Harle, Florian Brugger, Andrea Baschirotto, D'Amico, A, Brugger, F, Härle, D, Petruzzi, L, and Baschirotto, A

Subjects
MATLAB, Engineering, A-to-D converter, transistor level, Analog-to-digital converter, Jitter, nonlinear capacitance, Transistors, 01 natural sciences, law.invention, 03 medical and health sciences, Mathematical model, 0302 clinical medicine, customized Matlab model, Clock, law, Pipeline, 0103 physical sciences, nonideal component, Electronic engineering, computer.programming_language, word length 10 bit, Signal processing, analogue-digital conversion, capacitors nonlinearity, 010308 nuclear & particles physics, business.industry, power optimized BCD technology, Transistor, automotive electronic, components mismatch, Capacitor, Automotive electronics, automotive application, Power (physics), BIMOS integrated circuit, analog-to-digital converter, power delivery, ignal processing, business, computer, 030217 neurology & neurosurgery
Abstract

This paper presents the development of a 10b ADC dedicated to the digitalization of a sensing current within advanced automotive applications. The presented ADC has been developed in a power optimized BCD technology, i.e. a process specifically optimized for power delivery and featuring signal processing capabilities. However it presents some limitations, i.e. highly non-linear capacitances, large mismatch, etc.. In this scenario a 10b ADC has been developed by means of a customized MATLAB model enabling the target performance achievements. The aim of this work is to study the effect of non-ideal components on the conversion performances focusing in particular on the technology limitations, like capacitors non-linearity and components mismatch. In order to achieve this, a Matlab model has been developed and then a demonstrator circuit has been designed at transistor level.

Published
2016
Full Text
View/download PDF

4. A 10 bit A-to-D converter development within power optimized BCD technology

Author

D'Amico, A, Brugger, F, Härle, D, Petruzzi, L, Baschirotto, A, D'AMICO, ANTONIO, BASCHIROTTO, ANDREA, D'Amico, A, Brugger, F, Härle, D, Petruzzi, L, Baschirotto, A, D'AMICO, ANTONIO, and BASCHIROTTO, ANDREA

Abstract

This paper presents the development of a 10b ADC dedicated to the digitalization of a sensing current within advanced automotive applications. The presented ADC has been developed in a power optimized BCD technology, i.e. a process specifically optimized for power delivery and featuring signal processing capabilities. However it presents some limitations, i.e. highly non-linear capacitances, large mismatch, etc.. In this scenario a 10b ADC has been developed by means of a customized MATLAB model enabling the target performance achievements. The aim of this work is to study the effect of non-ideal components on the conversion performances focusing in particular on the technology limitations, like capacitors non-linearity and components mismatch. In order to achieve this, a Matlab model has been developed and then a demonstrator circuit has been designed at transistor level.

Published
2016

5. A 0.13μm-CMOS 90μW 51dB-SNR continuous-time accelerometer front-end with 10b SAR-ADC

Author

M. Croce, Piero Malcovati, Miriam Grassi, M. Sabatini, A. Pezzotta, Andrea Baschirotto, M. De Matteis, DE MATTEIS, M, Pezzotta, A, Sabatini, M, Grassi, M, Croce, M, Malcovati, P, and Baschirotto, A

Subjects
Engineering, Analogue electronics, Preamplifier, business.industry, CMOS Front-End, Capacitive sensing, Bandwidth (signal processing), Transistor, A-to-D Converter, Analog Circuit, Electrical engineering, Successive approximation ADC, Hardware_PERFORMANCEANDRELIABILITY, Accelerometer, law.invention, Energy Scavenger, CMOS, Hardware_GENERAL, law, Hardware_INTEGRATEDCIRCUITS, Electronic engineering, business
Abstract

A low-power front-end for a capacitive MEMS accelerometer sensor is presented. The read-out front-end includes the analog preamplifier (to sense the signal coming from the MEMS) and a Successive-Approximation A/D Converter. The off-chip MEMS is a capacitive accelerometer. Constant-charge Capacitance-to-Voltage conversion has been used with a programmable-gain (to accommodate different MEMS sensor sensitivity) Continuous-Time Preamplifier to reduce power consumption and circuit complexity. A very high- impedance MOS transistor is used for MEMS biasing, thus providing a very low frequency (

Published
2015

Catalog

Books, media, physical & digital resources
See catalog results