9 results on '"Bhushan, Sushil"'
Search Results
2. Analyzing Different Mode FinFET Based Memory cell at different power supply for Leakage Reduction
3. Modeling and simulation of high level leakage power reduction techniques for 7T SRAM cell design: Modeliranje in simulacije tehnik znižanja visoke stopnje izgub v 7T SRAM celici
4. Temperature Variation Sensitive 64 Bit Static Random Access Memories Array with Quit Bit Line Technique in a 45 nm CMOS Technology
5. Implementation of Technology Scaling on Leakage Reduction Techniques Using Cadence Tools
6. Modeling and simulation of high level leakage power reduction techniques for 7T SRAM cell design
7. Implementation of technology scaling on leakage reduction techniques using cadence tools with 45 nm technology
8. High density and low leakage current based 5T SRAM cell using 45 nm technology
9. Modeling and simulation of high level leakage power reduction techniques for 7T SRAM cell design.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.